























VHDL. It consists of 4 modules, i.e. Booth Radix-4 mantissa multiplier, normalizer, exponent adder and the signer. Booth radix-4 multiplication is one of the suitable algorithm to be used to design the high speed 24-bit mantissas multiplier because this algorithm is much simpler than the complex Wallace Tree multiplier, thus less gate delay and able to perform such complex multiplication faster. In addition, Booth radix-4 performance is doubled compared to Booth radix-2 that allows high speed multiplication can be achieved. The 32-bit floating point Wallace Tree multiplier operates up to 208.9 MHz with same constrained clock period of 5 ns on Arria II GX FPGA. However, Wallace Tree multiplier consumes more than 90% extra resources compare to Booth radix-4 multiplier to gain only 1% performance improvement. The 32-bit floating point Booth radix-4 multiplier design is a better option because it consumes much lesser resource on FPGA and supports the maximum frequency of 206.14 MHz.

#### References:

- [1] A. Malinowski, Hao Yu, Comparison of Embedded System Design for Industrial Applications, *IEEE Transactions on Industrial Informatics*, Vol.7, 2011, pp. 244-254.
- [2] M. Marius, S. Marius, O. Onisifor, A FPGA Floating Point Interpolator, *Advances in Intelligent Systems and Computing*, Vol.195, 2013, pp. 331-336.
- [3] B. Hickmann, A Parallel IEEE P754 Decimal Floating-Point Multiplier, *IEEE 25<sup>th</sup> International Conference on Computer Design*, 2007, pp. 296 -303.
- [4] M. Kumar Jaiswal, Area-Efficient FPGA Implementation of Quadruple Precision Floating Point Multiplier, *IEEE International Parallel and Distributed Processing Symposium Workshops & PhD Forum*, 2012, pp. 376-382.
- [5] P. Wu, B.B. Wang, C.H. Ji, Design and Realization of Short Range Defense Radar Target Tracking System Based on DSP/FPGA, *WSEAS Transactions on Systems*, Vol.10, 2011, pp. 376-386.
- [6] L.F. Rahman, Md. Mamun, M.S. Amin, VHDL Environment for Pipeline Floating Point Arithmetic Logic Unit Design and Simulation, *Journal of Applied Sciences Research*, Vol.8, 2012, pp. 611-619.
- [7] X. Yang, J. Zhao, J. Jiang, An improved dc capacitor voltage detection technology and its FPGA implementation in the CHB-based STATCOM, *WSEAS Transactions on Systems*, Vol. 9, 2010, pp. 20-30.
- [8] Z.Y. Lam, W.L. Pang, C.P. Ooi, S.K. Wong, K.Y. Chan, VHDL Modelling of Reed Solomon Decoder, *Research Journal of Applied Sciences*, Vol. 4, 2012, pp. 5193-5200.
- [9] W.L. Pang, M. B. I. Reaz, M.I. Ibrahim, L.C. Low, F.M. Yasin, R.A. Rahim, Handwritten character recognition using fuzzy wavelet: a VHDL approach, *WSEAS Transactions on Systems*, Vol. 5, 2006, pp. 1641-1647.
- [10] W. L. Pang, K. W. Chew, F. Choong, E.S. Teoh, VHDL Modeling of the IEEE802.11b DCF MAC, *6th WSEAS International Conference on Instrumentation, Measurement, Circuits & Systems*, 2007, pp. 28-33.
- [11] IEEE 754-2008, IEEE Standard for Floating-Point Arithmetic, IEEE Computer Society, Aug 2008.
- [12] C. Wallace, A Suggestion for a Fast Multiplier, *IEEE Transactions on Electronic Computers*, Vol.13, 1964, pp. 14-17.
- [13] A. Booth, A Signed Binary Multiplication Technique, *Journal of Mechanics and Applied Mathematics*, Vol. 4, 1951, pp. 236-240.
- [14] VHDL Component: Wallace Tree Multiplier (Generic), *Verilog HDL Discussion Forum*, <http://www.openhdl.com/vhdl/655-vhdl-component-wallace-tree-multiplier-generic.html>.