AUTHORS: Lamjed Touil, Lilia Kechiche Bouraoui Ouni

Download as PDF

ABSTRACT: Today, a significant number of embedded systems focus on multimedia applications with almost insatiable demand for low-cost and high performance. Generally, the majority of video applications need to execute parallel tasks with simultaneous access to the memory. One fact is that these parallel tasks have different bandwidth requirements that have to be satisfied separately when granting access to the memory. In this paper, we propose a general purpose architecture for video applications which satisfies parallel access to the memory with different bandwidth requirements. The proposed solution is based on the Multi Port Memory Controller MPMC. The management of memory accesses is assured by using the BGPQ algorithm to guarantee QoS requirements. We demonstrate the important role of this solution in multi-video applications when multiple bandwidths are required. In fact, to successful the deployment of DRAM, it is mandatory to use a flexible and scalable interface with the appropriate arbitration algorithm. The proposed architecture is implemented using the Xilinx Virtex-5 FPGA and its available resources like embedded memory, DCM’s and others. It also introduces diverse modules such as video zoom-in and out. This provides the utility of using this architecture as a universal video processing platform according to different applications requirement.

KEYWORDS: BGPQ algorithm, MPMC, DDR, QoS, Image Processing.

REFERENCES:

[1] LogiCORE IP Multi-Port Memory Controller (MPMC), (v6.03.a), DS643, March, 1, 2011.

[2] M. Bojnordi and E. Ipek. PARDIS: A programmable memory controller for the DDRx interfacing standards. In Proc. ISCA, 2012.

[3] J. Reineke et al. PRET DRAM Controller: Bank Privatization for Predictability and Temporal Isolation. In Proc. CODES+ISSS, 2011.

[4] C. Pilato, F. Ferrandi, D. Sciuto, 'A design methodology to implement memory accesses in High-Level Synthesis', Published in: Hardware/Software Codesign and System Synthesis, Proceedings of the 9th International Conference on, Page(s): 49 – 58, Taipei, Oct. 2011.

[5] A. Canis, J. Choi, M. Aldham, V. Zhang, A. Kammoona, J. Anderson, S. Brown, T. Czajkowski, 'LegUp: high-level synthesis for FPGA-based processor/accelerator systems' in ACM/SIGDA, FPGA, Volume 3 Issue 3, Article No. 41 ACM, May, 2012.

[6] C. He, A. Papakonstantinou,D. Chen, 'A novel SoC architecture on FPGA for ultra fast face detection', Published in: Computer Design, ICCD, IEEE International Conference on 2009.

[7] S. McBader, P. Lee, 'An FPGA implementation of a flexible, parallel image processing architecture suitable for embedded vision systems', Parallel and Distributed Processing Symposium, Proceedings. International April 2003.

[8] A. Sangiovanni-Vincentelli, L. Carloni, F. D. Bernardinis, M. Sgroi, “Benefits and Challenges for Platform-Based Design,” Proceedings of Design Automation Conference, pp.409-414, 2004.

[9] K. T. Gribbon, D.G Bailey, 'A Novel Approach to Real-time Bilinear Interpolation': Proceedings of the Second IEEE International Workshop on Electronic Design, Test and Applications, IEEE, 0-7695-2081-2/04 2004.

[10] XUPV5-LX110T MIG Design Creation Using ISE 12.2, MIG 3.5 and ChipScope TM August, 2010.

[11] Xilinx University Program XUPV5- LX110TDevelopment System.

[12] L. Pantaleone and E. Todorovich, 'Accelerating embedded software processing in an FPGA with PowerPC and Microblaze' , PICAT project, 2011.

[13] L. Touil, A. ben Abdelali, A. Mtibaa, Elbey Bourennane. 'Towards Hardware implementation of video applications in new telecommunications devices', J T, 2(1):75-85, 04/2010

[14] Sven Goossens, Jasper Kuijsten, Benny Akesson, Kees Goossens, a recongigurable real time SDRAM controller for mixed-time criticality system, IEEE conference on hardware/ software codesign and system synthesis, 2013.

[15] C. Desmouliers et al., HW/SW Co-design Platform for Image and Video Processing Applications on Virtex-5 FPGA Using PICO, IEEE International Conference onElectro/Information Technology (EIT), 2010.

[16] Sudeep K C, Jharna Majumdar, A Novel Architecture for Real Time Implementation of Edge Detectors on FPGA, IJCSI International Journal of Computer Science Issues, Vol. 8, Issue 1, 2011.

[17] Wajdi Elhamzi et al.,FPGA Based Real Time Wavelet Video Coding, International Review on Computers and Software (I.RE.CO.S.), 2013

[18] J. Batlle, J. Martı, P. Ridao , J. Amat, A New FPGA/DSP-Based Parallel Architecture for Real-Time Image Processing, Real-Time Imaging, Elsevier, 2002.

[19] Jie Li, Haibo He, Hong Man, Sachi Desai, A General-Purpose FPGA-Based Reconfigurable Platform for Video and Image Processing,Advances in Neural Networks ISNN, Springer, 2009.

[20] Zefu Dai, Mark Jarvin, Jianwen Zhu, credit borrow and repay: sharing DRAM with minimal latency and bandwidth guarantees, International Conference on Computer-Aided Design (ICCAD) IEEE/ACM, 2010.

[21] KL Eddie Law, the bandwidth guaranteed priotirized queuing and its implementation, Global Telecommunications Conference, IEEE, 1997.

[22] Diligent Video Decoder Board (VDEC1) Reference Manual, Revision: 4 December, 2005,

[23] The XPS Thin Film Transistor (TFT) controller, http://www.xilinx.com/support/documentation/i p_documentation/xps_tft.pdf , DS695, 2009.

[24] Tomasz Kryjak, Mateusz Komorkiewicz, Marek Gorgon, Real-time background generation and foreground object segmentation for high-definition colour video stream in FPGA device, J Real-Time Image Proc, 2012.

[25] Mateusz Komorkiewicz , Tomasz Kryjak, Marek Gorgon, Efficient Hardware Implementation of the Horn-Schunck Algorithm for High-Resolution Real-Time Dense Optical Flow Sensor, Sensors, volume 14 issue 12, 2014.

[26] A. Munoz, T. Blu, and M. Unser, “LeastSquares Image Resizing Using Finite Differences,” IEEE Transactions on Image Processing, Vol. 10, No. 9, September 2001.

[27] C. Hentschel, “Generic Method for 2D Image Resizing with Non-Separable Filters,” IEEE International Conference on Image Processing, 2004.

[28] Y. Park and H. Park, “Design and Analysis of an Image Resizing Filter in the Block-DCT Domain,” IEEE Transactions on Circuits and Systems for Video Technology, Vol. 14, No. 2, February 2004.

[29] J. Hwang and H. Lee, “Adaptive Image Interpolation Based on Local Gradient Features,” IEEE Signal Processing Letters, Vol. 11, No. 3, March 2004.

[30] L. Chen and K. Yap, “Regularized Interpolation Using Kronecker Product for Still Images,” IEEE International Conference on Image Processing, Vol. 2, September 2005.

[31] Shinpei Kato, Karthik Lakshmanan , Ragunathan Rajkumar, Yutaka Ishikawa, TimeGraph: GPU Scheduling for RealTimeMulti-Tasking Environments, USENIX Annual Technical Conference 17 , 2011.

[32] Alexsandro,B., Altamiro S., Memory Subsystem Architecture Design for Multimedia Applications,IEEE Computer Society Annual Symposium on VLSI, 2013.

[33] Joonseok, P., Pedro D.,Synthesis of Pipelined Memory Access Controllers for Streamed Data Applications on FPGA-based Computing Engines , Proceedings of the 14th international symposium on Systems synthesis, 2001.

[34] Touil, L., Kechiche, L., Ouni., B., 'Generic SOPC Platform for Video Interactive System with MPMC Controller', International Journal of Embedded Systems and Applications (IJESA) Vol.4, No. 1, March 2014.