Design and Analysis of a Modified TG Rectifier with Substrate Voltage Compensation Techniques at 45 nm Technology for High Frequency Low Power RF Energy Harvesting

1MANASH PRATIM SARMA, 2KANDARPA KUMAR SARMA
1,2Department of Electronics and Communication Engineering
1,2Gauhati University, Assam, INDIA
1mpsarma@gauhati.ac.in, 2kandarpaks@gauhati.ac.in

Abstract: - The development of latest generation of wireless communication standards in the recent years has created enormous possibility to deploy high speed wireless network throughout the globe. There is always demand for high speed, seamless data connectivity. But it is a well-known fact that the increase in speed always makes the power consumption higher. Also while attempting to cater to the need of connectivity to a remote location, the major bottleneck is the availability of power. Hence incorporating self-sustainability to a wireless network is becoming the need of the hour. Radio frequency (RF) energy harvesting (EH) is gaining much attention in contemporary communications in this context. In the design of an EH system, the high frequency rectifier plays a significant role. Apart from several design hurdles that exist in a high frequency rectifier, to attain a high percentage conversion efficiency (PCE) at lower input power is the primary design challenge. This paper presents a design of a modified transmission gate (TG) based high frequency rectifier with two substrate voltage compensation techniques, viz. capacitor and MOS based compensation for RF EH system. The proposed capacitor and MOS based techniques enable the rectifier to achieve a PCE upto 86% and 92% at -5dBm respectively in its single stage implementation. This can be claimed to be the highest in-class efficiency as compared to recently published works. The frequency responses with both the techniques depict a wide band performance covering all popular wireless bands. The dynamic power dissipations (DPD) observed are 12nW and 16nW at -5dB, whereas the leakage power (LP) is 20x10^-51W and zero respectively. Further such an performance are obtained using minimal number of transistors, viz. 4 and 5 respectively.

Key-Words: - Energy Harvesting, PCE, Transmission Gate


1 Introduction

With the improvement of wireless communication technology and increasing demand for high data rate network, lots of efforts have been made to deploy connectivity all across the globe. Along with the data rate, the network life-time and power management is becoming another important aspect. In line with the idea of green communication, making the networks self-sustainable in terms of power is becoming a very significant issue in all modern day wireless networks. Hence the network must have the capability to harvest energy from different sources so as to maintain the self-sustainability as well as virtual operation [1]. Network life-time can be enhanced with energy harvesting (EH) capability. It makes installing a network a less complicated issue at any hard reach location. Hence energy harvesting has become an crucial part in medical as well as surveillance applications [1][2]. There are several natural and artificial sources available that can be utilized for harvesting energy. As the nature of the sources available for harvesting are diversified and there needs the transfer of the harvested energy from node to node, the related design has to be of different capabilities and efficiencies [3]. Also since there happens to be several RF sources available in present time, in outdoor as well as indoor environments, RF EH is becoming a major EH candidate to be explored by the designer.
An EH design is formed by a rectifier or a charge pump. Several design challenges are faced while designing such a rectifier. Such challenges are identified as high frequency compatibility, low power dissipation, lesser silicon area etc. But the enhancement of the power conversion efficiency (PCE) at lower input power is the most important criteria which the designer must address while formulating an efficient circuit design. A Cross coupled bridge rectifier with differential RF input is reported that provides low on state current and negligible leakage current and thus offers a better PCE[4]. An Ultra High Frequency (UHF) rectification unit based on voltage doubler is also designed with the technique of internal voltage cancellation to facilitate a zero-threshold transistor. They have claimed to achieve a good with reduced area [5]. A very widely used structure in EH is the Dickson charge pump. Several modifications to the basic structure have been proposed by several designers for specific applications achieving different efficiencies. The Dickson charge pump has been modified to reduce the leakage current with linear regulator and thereby total power consumption can be reduced [6]. Another Dickson charge pump based rectifier with improved performance in two configurations are presented which works in GSM band with a satisfactory PCE [7]. Also dynamic threshold reduction technique based CMOS rectifier has been designed with the use of a clamper to reduce the effective threshold voltage and increase the sensitivity and hence achieving a high PCE [8]. A coplanar waveguide based compact RF rectifier has been proposed in [9], which claims to achieve a peak PCE of 74.8% at 10dBm in the frequency range of 0.1 to 2.5GHz. The structure is cascaded to get a higher output voltage. A low temperature coefficient bandgap voltage reference along with a high efficiency rectifier is reported in [10]. A curvature compensation technique is also proposed and the final PCE of 87.2% is achieved. A low power CMOS full bridge rectifier with four transistors at 130 nm technology is presented in [11]. An AC-DC rectifier, an impedance matching network and a DC-DC converter with maximum power point tracking system is designed which is observed to attain a peak efficiency of 5%.

This paper presents a design of a modified transmission gate (TG) based high frequency rectifier with two substrate voltage compensation techniques, viz. capacitor and MOS based compensation for RF EH system. The proposed techniques enable the rectifier to achieve a PCE upto 86% and 92% at -5dBm respectively in its single stage implementation. This can be claimed to be the highest in-class efficiency as compared to recently published works. The frequency responses with both the techniques depict a wide band performance covering all popular wireless bands. The dynamic power dissipations (DPD) observed are 12nW and 16nW at -5dB, whereas the leakage power (LP) is 20x10^-51W and zero respectively. Also this is achieved with minimal number of transistors, viz. 4 and 5 respectively.

The remaining of the paper is organized as follows. Section II deals with the proposed rectifier design with compensation techniques along with explanation of the functionality, Section III deals with derived results and discussion and Section IV includes the concluding remarks.

2 Design of the Rectifier with Capacitor and MOS based Compensation Techniques

The generic structure of an EH system consists of three significant units; viz. the matching unit, the rectifier and the power management unit. This is shown in Fig.1. Among all our design emphasis is on a topology for an efficient rectifier suitable for high frequency and low signal power scenario. There are different hurdles faced while designing a rectifier in such a constrained situation. As the PCE is the foremost criteria, emphasis has to be given to enhance this parameter with the use of minimal number of devices. It has been observed that in a EH rectifier, the connection of the device substrate, particularly the pMOS is a bit complicated. This is because it should always be connected to a high voltage which happens to be the DC supply voltage in general case. But as there can’t be a DC supply voltage in an EH rectifier, the substrate has to be connected to the signal voltage. As the signal voltage in many a times falls to a low value, the circuit performance suffers in these time durations. Hence some substrate compensation technique is essential. This paper explores this dimension of an EH rectifier.
The basic unit of the rectifier is designed using the concepts of the transmission gate (TG). The concept of TG is well established and has been used in many CMOS based digital circuits. The nMOS pass transistor can pass the negative voltage efficiently with less propagation time while the pMOS pass transistor allows the positive voltage efficiently with less propagation time; hence the TG can be a solution to such situations where the circuit is subjected to both the voltage levels. Also the TG generates a sufficiently higher on state current for a wide range of input voltages. The circuit presented here is a modification to the TG based rectifier designed by us which was reported in [12]. As stated earlier, the substrates of the nMOS and the pMOS of the TG needs to be connected to the ground and the DC supply voltage respectively to create a proper biasing condition to the devices. This is essential to ensure the desired performance of the circuit. In a normal digital circuit there is nothing to be bothered by the designer. But complexity arises in this kind of EH rectifiers where a DC voltage source can’t be used as this will make the entire idea of EH pointless. This is due to the fact that point of self-sustainability of the system will be completely lost. The pMOS substrate can be directly connected to the RF input but this also has the limitations for the purpose as this voltage may either be sufficiently low or even negative throughout a significant time in the entire signal time period. This compels the designer to explore some alternate circuit arrangements to keep the pMOS substrate at a constant high voltage. This paper proposes two substrate voltage compensation techniques to deal with the aforementioned issue. Both the techniques are simple and are realized with minimal number of components and/or devices. The functionality of both the techniques are explained in the sub-sections below.

2.1 Capacitor Based Compensation

A capacitor based compensation technique is implemented as a modified and extended version of the previously designed TG based rectifier [12]. One capacitor is used to connect each of the pMOS substrate and the RF input. The capacitor gets charged by drawing the current from the RF input. The voltage developed across the capacitor can maintain a positive potential at the substrate even when the RF input goes low. Though the capacitor gets discharged completely if the RF input remains at lower level for a sufficiently longer time duration. But this technique definitely increases the time of proper functioning of the circuit. This is shown in Fig.

Let us consider the input RF voltage be $V_{in}(t)$, the capacitance connected to the substrate be $C_s$ and total resistance at the charging path be $R_c$. When the input voltage is high the capacitor will be charged and the voltage developed across the capacitor shall be

$$V_c=V_{in}(t)[1-e^{-t/(R_cC_s)}] \quad \text{(1)}$$

When the input voltage $V_{in}(t)$ falls to a low value, the voltage $V_c$ appeared at the substrate and thereby maintains a sufficiently higher value at least for one $R_cC_s$ time when the voltage will get dropped by 68% due to discharging. Hence this can be a simple yet effective technique to be applied.

![Figure 1: The Block Diagram of the proposed EH system.](image1)

![Figure 2: Proposed TG based rectifier with capacitor based substrate compensation](image2)
2.2 MOS Based Compensation

Another substrate compensation technique is proposed to be used as an improved and extended part of the previous TG based rectifier design [12]. This configuration is based on a diode connected pMOS. The gate and the drain terminal is connected to the RF input and the source is getting connection to the output. The substrate of this pMOS is connected to the substrates of the pMOSes in the rectifier. This is done to maintain a high positive voltage at both the pMOS substrates so as to maintain a proper functioning of the circuit even when the input voltage falls to a low or even negative value. This modified circuit is shown in Fig. 3.

![Proposed TG based rectifier with MOS based substrate compensation](image)

**Figure 3: Proposed TG based rectifier with MOS based substrate compensation**

In both the cases a high voltage at the pMOS substrates can be maintained over a longer duration than the uncompensated counterpart. Hence the successful rectification will happen over a larger time duration during the negative cycle of the input. This will contribute to the increase of effective on state current through the pMOSes. So the output voltage and current increases which finally yields a higher PCE.

In a TG structure when input is positive, the pMOS will be initially saturated and then shall switch to non-saturation state while the nMOS will be in saturation state.

If we consider the $I_{Dn}$ and $I_{Dp}$ be the current through the nMOS and the pMOS respectively and $V(t)$ be the RF signal voltage, then the total output current is

$$I_{out} = I_{Dn} + I_{Dp} \ldots \ldots (2)$$

With the rest of the description as in [12], the PCE can be calculated as

$$PCE = \left( \frac{P_{out}}{P_{in}} \right) \times 100\% \ldots \ldots (3)$$

Here the $I_{Dp}$ will increase which will enforce more charging current at the $C_{out}$ and which makes the $V_{out}$ to rise. Thus the PCE will also increase. This is why the compensation techniques are significant.

3 Analysis of Circuit Performance and Discussion

This section presents the experimental results derived and the analysis of the results as well as the comparison of the performance parameters.

Before designing the circuit under consideration, optimization of the transistor sizing has to be done. With the use of simulation based optimization techniques as reported in [12] the aspect ratio of both the nMOS and the pMOS are tailored as shown in Table 1. The basic consideration of optimization to ensure an minimum power dissipation which is another essential parameter to be achieved by the design.

**Table 1: Aspect Ratios of both nMOS and pMOS devices**

<table>
<thead>
<tr>
<th>$L_n$</th>
<th>$W_n$</th>
<th>$L_p$</th>
<th>$W_p$</th>
</tr>
</thead>
<tbody>
<tr>
<td>45nm</td>
<td>150nm</td>
<td>65nm</td>
<td>150nm</td>
</tr>
</tbody>
</table>

The transient response of the circuits are important to know the time domain rectified output. It directly gives the idea whether a steady output is available over a period of time. The transient response of both the circuits is obtained at 2dB and -5dB respectively and is shown in Fig. 4. The output voltage observed are 816mV and 820mV at 2dB input power for capacitor compensation and MOS compensation respectively. Again the output voltages at -5dB input power are 320mV and 300mV for capacitor compensation and MOS compensation respectively.
The dependence of the input capacitance on the output voltage and current needs to be observed. The DC output voltages and currents are plotted with input capacitance. It is seen that both the output voltage and output current are better in case of the MOS based compensation technique. This is shown in Fig. 5. There is a decrease in the voltage and current values as the input capacitance increases. This is due to the fact that with the increase in capacitance the capacitor becomes slower hence will respond poorly to a high frequency signal.

Similarly the output behaviour with respect to output capacitor value needs to be studied for both the cases. The DC output voltage and current shows better result in the MOS based compensation than that of capacitance based compensation when plotted with different value of the output capacitance which is shown in Fig. 6. The voltage and current in both the circuits show a decline with increase in output capacitance.

The length and width of both the devices will have an impact on the output voltage and current. Hence this impact needs to be studied. In Fig. 7 the output voltage and current with respect to the length of the nMOS ($L_n$) is presented for both the circuits. Here also the MOS based compensation is seen to perform better. The output voltage and current increases with the length of the nMOS channel.
Similarly the output voltage and current is plotted with nMOS channel width ($W_n$), pMOS channel length ($L_p$) and pMOS channel width ($W_p$) and are presented in Figs. 8, 9 and 10.

The better performance of the MOS based compensation is reflected in all the Figs. 8, 9 and 10. In Fig. 8 it is seen that the voltage and current in both the circuit increases with the $W_n$ value. Again the declining of the output voltage and current with the $L_p$ value is depicted in Fig. 9. The output voltage and current is seen to increase with the increase in $W_p$ in the Fig. 10.

The frequency response of both the circuit is simulated which shows that both the circuits are capable of being operated at a wideband covering almost all popularly available commercial bands. The output AC component of voltage and current of both the design across the frequency range is shown in Fig. 11. The AC components present throughout the frequency range is negligible which clearly shows efficient rectification in the whole band.

The temperature profile of both the circuits are analyzed. The change of voltage and current with the increase in temperature over a wide temperature
range is seen to be almost zero in case of capacitor compensation and is negligible in MOS based compensation. It clearly indicates the temperature stability in terms of both voltage and this is presented in Fig. 12.

Figure 11: Output AC components of voltage and current vs frequency for both the circuits

Figure 12: Output AC components of voltage and current vs temperature for both the circuits

The circuit performance should be analyzed over a range of input power in EH based designs. The output DC voltage and current are evaluated with the input power and is presented in Fig. 13. The DC current and voltage increases with the increase in the input power level \(P_{in}\) which is expected. It is also seen that the MOS based compensation performs better that the capacitor based compensation in terms of both the voltage and current.

Figure 13: Output DC voltage and current vs \(P_{in}\) for both the circuits

Figure 14: PCE vs \(P_{in}\) for both the circuits

It is already stated that the PCE is the most significant performance parameter in an EH rectifier. The PCE of both the circuits presented here are evaluated. At -5dB the PCE obtained are 86% and 92% for the capacitor based compensation and MOS based compensation respectively. The PCE is plotted across \(P_{in}\) and is shown in Fig. 14. For higher input power, power gain is also observed. This clearly shows that the design is efficient to be applicable at input low power scenarios. The dynamic power dissipation (DPD) of the circuit with MOS based compensation is plotted across the output voltage at 2dB and -5dB respectively and is...
shown in Fig. 15. The instantaneous DPD changes with output voltage.

The key parameters of both the circuits are presented in Table 2. This shows that the MOS based compensation outperforms the capacitor based compensation except the dynamic power dissipation.

Table 2: Comparative Analysis of both the circuits

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Capacitor based Compensation</th>
<th>MOS based Compensation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>@2dB @-5dB</td>
<td>@2dB @-5dB</td>
</tr>
<tr>
<td>O/P Voltage</td>
<td>816mV 300mV</td>
<td>820mV 320mV</td>
</tr>
<tr>
<td>PCE</td>
<td>100% 86%</td>
<td>120% 92%</td>
</tr>
<tr>
<td>DPD</td>
<td>14.97nW 12nW</td>
<td>19.59nW 16.5nW</td>
</tr>
<tr>
<td>LP</td>
<td>20x10^-6 20x10^-6 6.8x10^-6 0</td>
<td></td>
</tr>
</tbody>
</table>

A comparative analysis of the presented work is done with few recently reported works. This shows that the designs presented here provides the best in-class efficiency. This is shown in Table 3. In[21], [22] and [23] you will find some other studies about CMOS.

Table 3: Comparative Analysis with recent works

<table>
<thead>
<tr>
<th>Work</th>
<th>Technology</th>
<th>Stage</th>
<th>Frequency (MHz)</th>
<th>Input Power (dBm)</th>
<th>Output Voltage (V)</th>
<th>Max PCE (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>[13]</td>
<td>Schottky Diode</td>
<td>1</td>
<td>868</td>
<td>-10</td>
<td>-</td>
<td>40</td>
</tr>
<tr>
<td>[14]</td>
<td>Schottky Diode</td>
<td>1</td>
<td>900</td>
<td>-10</td>
<td>0.66</td>
<td>40</td>
</tr>
<tr>
<td>[15]</td>
<td>Schottky Diode</td>
<td>2</td>
<td>868</td>
<td>-10</td>
<td>0.649</td>
<td>44</td>
</tr>
<tr>
<td>[16]</td>
<td>Schottky Diode</td>
<td>5</td>
<td>900</td>
<td>-14.8</td>
<td>1.5</td>
<td>36</td>
</tr>
<tr>
<td>[17]</td>
<td>TSMC 0.18 μm</td>
<td>8</td>
<td>925</td>
<td>-21.2</td>
<td>0.78</td>
<td>43</td>
</tr>
<tr>
<td>[18]</td>
<td>TSMC 0.18 μm</td>
<td>5</td>
<td>953</td>
<td>-12.5</td>
<td>0.62</td>
<td>67</td>
</tr>
<tr>
<td>[19]</td>
<td>TSMC 0.18 μm</td>
<td>5</td>
<td>868</td>
<td>-17</td>
<td>1.62</td>
<td>40</td>
</tr>
<tr>
<td>[20]</td>
<td>TSMC 0.18 μm</td>
<td>5</td>
<td>900</td>
<td>18</td>
<td>6</td>
<td>31</td>
</tr>
<tr>
<td>[21]</td>
<td>TSMC 0.18 μm</td>
<td>5</td>
<td>953</td>
<td>-15</td>
<td>0.402</td>
<td>56</td>
</tr>
<tr>
<td>[22]</td>
<td>TSMC 0.18 μm</td>
<td>5</td>
<td>953</td>
<td>-2</td>
<td>0.485</td>
<td>80</td>
</tr>
<tr>
<td>[23]</td>
<td>TSMC 0.18 μm</td>
<td>5</td>
<td>953, 1800</td>
<td>-5</td>
<td>0.32</td>
<td>92</td>
</tr>
</tbody>
</table>

4 Conclusion

This paper proposes modification to a TG Dickson based rectifier with two substrate compensation techniques viz. capacitor based compensation and MOS based compensation. The results indicated that both the configurations are capable to function over a wide band of frequencies that covers several commercially available bands. The PCE of 86% and 92% at -5dBm are achieved with capacitor and MOS based techniques respectively, which is significantly high in comparison to the recently reported works. This proves the suitability of both the designs in low power RF energy harvesting to facilitate self-sustainability to a system as part of green communication set-ups. Another achievement of both the designs are that it uses minimum number of transistors as 4 and 5 respectively, hence the designs can be said to be area efficient too. Since the area is directly linked to the cost of production, hence the designs can be stated to be a cost effective one. The DPD and LP are also presented in the Table 2, which shows that the circuits provides a very low DPD and almost negligible LP. A significantly low DPD makes the circuit feasible for power aware implementation. Again a low LP is desired as it indicates lower power loss. The MOS based compensation technique works better in all aspects except the DPD, where the capacitor based
technique performs better. Both the designs can be said to be promising candidate in EH as higher PCE at a low input power is achieved over a wide range of frequencies with optimal number of transistor and low power dissipation. Further medications are to be explored to obtain high PCE at a very low input power. Adaptive frequency operation can be another dimension to make the circuit more versatile.

References:


[23] Design of Synchronous Section-Carry Based Carry Lookahead Adders with Improved Figure of Merit, WSEAS Transactions on Circuits and Systems, pp.155-164, Volume 15, 2016