Parallel Model for Rabbit Stream Cipher over Multi-core Processors

KHALED SUWAIS
ITC Department
Arab Open University (AOU)
Riyadh 11681
SAUDI ARABIA
khaled.suwais@arabou.edu.sa

Abstract: - This paper presents a new parallel model for Rabbit stream cipher. The goal of this model is to enhance the performance of Rabbit cipher by accelerating its keystream generation and encryption processes. The underlying concept of the new model was built based on utilizing multi-core processors to generate multiple keystreams simultaneously. The results showed that the new parallel model could enhance the encryption speed of Rabbit of about 1.4, 1.6 and 2.3 times on single, dual and quad core processors.

Key-Words: - Parallel processing, Multi-core processors, Rabbit cipher, Stream cipher, Multithreading.

1 Introduction

Encryption algorithms are concerned of transforming readable texts (plaintext) to unreadable and uncomprehending text (ciphertext). In stream ciphers, the encryption algorithm generates a stream of bits that are exclusively-ORed (XOR’ed) with a stream of plaintext bits to generate a stream of ciphertext bits. Traditionally, stream ciphers use textual secret key to initiate the key generation process. The textual secret key is used as Initial Vector (IV) in all stream ciphers. For security purposes, these keys should be long enough (128 bit as minimum) to satisfy the minimum security requirements.

Rabbit stream cipher is one of the secure ciphers [1] [2] [3] which is based on iterating a set of coupled non-linear functions (discretized chaotic maps) [4]. It uses a 128-bit Secret Key (SK) and 64-bit Initial Vector (IV) as input parameters to generate a stream of 128-bit blocks.

In this research we present a new parallel design for Rabbit stream cipher which also replaces the textual keys by images. The proposed model aims to utilize multi-core processors using multithreading techniques. On the other hand, the new model replaces the textual IVs by images, where the input image is treated as general key for extracting both of SK and IV of Rabbit stream cipher. The reason behind replacing the textual keys by images is to extend the security and practicality levels of Rabbit cipher, where we can generate secure keys easily (using one single key instead of two separate IV and SK). The new design ensure satisfying both the security and performance requirements. The security level is ensured as the keystream generator depends mainly on the secure Rabbit cipher, while the performance is ensured through parallelism over multi-core processors.

The rest of the paper is organized as follows: Section 2 introduces related concepts on stream ciphers, Rabbit cipher and parallel computing over multi-core processors. The related works is discussed in Section 3. Section 4 describes the structure of the proposed parallel model. The security analysis is discussed in Section 5. The implementation and performance evaluation of the proposed algorithm is presented in Section 6. Finally, concluding remarks are presented at the end of the paper.

2 Definitions and Preliminaries

2.1 Stream Ciphers

2.1.1 Overview

The idea of stream ciphers was inspired from the famous cipher called the One-time Pad [5] [6]. This cipher is based on XOR’ing (⊕) the message bits and the key bits. The One-time pad is defined as in Equation 1:

\[ E : \{0,1\} \times \{0,1\} \rightarrow \{0,1\}, (m,k) \rightarrow m \oplus k \]  

(1)

where plaintext, keystream and ciphertext bits are in the space \{0, 1\}. The encryption transformation is given by:
The encryption process of a stream cipher $E_k$ is bijective for every $k$. The plaintext space and key space are typically represented in bit or byte representations. Most importantly, keeping the key $k$ is essential for the security of stream ciphers. Fig. 1 illustrates the general structure of stream ciphers.

In the second stage of Rabbit cipher, the key is initialized using internal state (IS) registers (denoted by $X$) and counter registers (denoted by $C$). In this stage, the key bits are assigned to all $X$'s ($x_{j,0}$) and $C$'s values ($c_{j,0}$). After that, the next-state function is called to scramble values of $X$ and increment the counters $C$. At the end of this stage, the counters are re-initialized by XOR'ing the state registers with the previously-initialized values of counters.

In the third stage, the 64-bit IV is utilized such that the eight counter registers are modified by XOR’ing every bit of the IV with every bit in the counters. This technique is used to ensure that we have $2^{64}$ possible unique keystreams for any given secret key. After combining the IV with the counters, the IV setup call the next-state function to ensure the right mixture of bits of IV. Calling the next-state function will mix the IV bits using the values of the counters and the state registers.

Finally, the encryption stage is carried out by initiating two internal functions: the next-state function and the keystream generator. Here, the counter registers are updated by combining the current state of all counter registers with a constant $A_j$ and the carry bit value. Updating the counter

\[ E_k(m_i) = m_i \oplus k_i = c_i \in C \]  
\[ D_k(c_i) = c_i \oplus k_i = m_i \in M \]

Definition 1: Let $k_1, k_2, \ldots, k_n$ be a set of keystream in the key space $K$, $m_1, m_2, \ldots, m_n$ be a set of plaintext in the plaintext space $M$, and $c_1, c_2, \ldots, c_n \in C$ be a set of ciphertext in the ciphertext space $C$. The encrypted ciphertext is generated by:

\[ E_k(m_i) = c_i, c_2, \ldots, c_n \in C \quad \forall i : 1 \leq i \leq n \]
states is accomplished sequentially since the value of counter \( C_{i+1} \) depends on the state of \( C_i \).

After updating the counter registers, the state registers \( X_{j,i+1} \) are calculated accordingly. Each state register and its associated counter register are used to generate a \( G \) value as a function \( g_j(x_{j,i}, c_{i+1}) \). Upon calculating all \( g_j \) values, each state register is updated as a function of \( G \) values.

Once the counter and state registers are iterated, the keystream generator is initiated. In this generator, the XOR operation is applied on different state registers to create eight 16-bit keystream registers. The resulted random keystream bits are then used to XOR the bits of the plaintext stream.

2.2 Parallel Computing and Multi-core Processors

The need for secure and high performance communication has become an important ingredient in our daily life. Achieving security and high performance is possible by utilizing more computer resources, where several jobs are accomplished simultaneously and therefore completed in shorter time. Parallel processing is described as the concurrent use of multiple processing resources (e.g. multiple CPUs) to solve a computational problem, where a given problem is broken into smaller segments and solved concurrently using multiple processors.

Multithreading technique was introduced in 1960s [7] to enhance the performance of applications by running them in parallel over the available resources. This technique aims to create a virtual multiprocessor environment to run multiple tasks on single processor. The recent hardware revolution has played a significant role in improving systems performance through the multi-core technology. Multi-core is a technology where a single physical processor contains the logical core of more than one processor.

Multithreading technique maps independent tasks to threads to give the operating system greater flexibility in process scheduling, which in turn hides program latency [8] as shown in Fig. 3. The Lightweight Processes form the underlying threads of control, which are supported by the kernel. Each of the processes can be executed by multiple threads, resulting in faster execution in a shorter period of time. Examples of multithreaded libraries found in the literature include: libthread [9], Posix [10], Pth [11] and hb_threads [12].

3 Related Works

Parallel cryptographic primitives have been studied from two perspectives: the design of new cryptographic hardware (hardware-based parallelism), and the parallelization of the mathematical and logical construct of the internal design (software-based parallelism). Several researches on hardware-based parallelism have been conducted. Examples of hardware-based parallelism includes: the implementation of Rijndael algorithm on VHDL (VHSIC Hardware Description Language) [13], the Field-Programmable Gate Array (FPGA) implementation of RSA [14], and the FPGA-based symmetric encryption algorithms [15].

Software parallelism is implemented hierarchically in two levels: job-level (highest level) and instruction-level (lowest levels). One of the software parallelism-based researches and implementations is interested in applying different techniques of parallelism including per-connection, per-packet and intra-packet parallelism to increase the throughput of different protocols stack [16]. Another research in the same category parallelized the three-layer model for elliptic curve scalar multiplication, which can be applied on different cryptographic applications due to its higher performance compared to the conventional implementation of elliptic curve cryptography [17].

The existence of parallel stream cipher designs is limited in the literature. One design was presented in [18] where a parallel-structured PS-LFSR (Linear Feedback Shift Register) is used to perform \( m \)-bit shifting/outputting for one clock and parallelizing many similar keystream generators for faster processing. Another parallelism technique applied in the parallel stream cipher proposed in [19] relies on parallelizing four types of nonlinear combiners: \( m \)-parallel nonlinear combiner without memory, \( m \)-parallel nonlinear combiner memories, \( m \)-parallel
nonlinear filter function and $m$-parallel clock-controlled function using PS-LFSR.

4 Parallel Model for Rabbit Cipher

In order to facilitate parallelism, the proposed stream cipher is composed of three components: The Secret Key Initial Vector Initializer (SK/IVI), the Keystream Generator (KsG) and the Plaintext Encoder (PtE). The initial vector initializer is responsible for extracting the general secret key from the input image key. The extracted key will be used as input to the keystream generator that is responsible for generating pseudorandom keystreams. These keystreams should be secure enough to be used for encrypting a stream of plaintext bit in the plaintext encoder.

4.1 Key/IV Initializer

In this component, the secret key (SK) and the initial vector (IV) of Rabbit cipher are computed based on the input image. The image is divided into four quarters (as illustrated by Fig. 4). Each quarter is used to extract a portion of the SK/IV. The complete SK/IV is formed by combining the extracted portions from the four quarters.

\[
Q_0 = [P(0,0) \cdots P(m/2-1,0)] \odot [P(0,0) \cdots P(m/2-1,m)] \quad (8)
\]
\[
Q_1 = [P(0,m-1) \cdots P(0,m-1)] \odot [P(m-1,0) \cdots P(m-1,m/2-1)] \quad (9)
\]
\[
Q_2 = [P(n-1,0) \cdots P(n-1,m-1)] \odot [P(n-1,0) \cdots P(n-1,m-1/2-1)] \quad (10)
\]
\[
Q_3 = [P(n-1,m-1) \cdots P(n-1,m-1)] \odot [P(n-1,0) \cdots P(n-1,m-1/2-1)] \quad (11)
\]

where \(\odot\) denotes the concatenation. Consequently, the final output \((\tau)\) is calculated using the SHA-256 (denoted by SHA) algorithm as follows:

\[
\tau = \text{SHA}(Q_0 \odot Q_1 \odot Q_2 \odot Q_3) \quad (12)
\]

Once the final output is obtained, the secret key and initial vectors are generated such that:

\[
\text{SK} = [b_0, \ldots, b_{127}] \quad (13)
\]
\[
\text{IV} = [b_{128}, \ldots, b_{191}] \quad (14)
\]

where \(b_i\) denotes the bit number of \(\tau\) that is considered in computing both of SK and IV.

Computing the SK/IV of Rabbit cipher is carried out in parallel, where the values of \(Q_i\) (for all \(i = 0, \ldots, 3\)) is executed simultaneously. Note that the number of the generated threads in this stage is four. For instance, if the model is running over dual-core processors, each two threads will be associated with one core. On the other hand, on quad-core processors, the model will associate each thread with one single core (\(\bar{C}\)) as shown in Fig. 5.

The generated SK/IV from this component is the input to the second component (KsG), where stream of keys is generated to encrypt stream of plaintext securely and efficiently.

4.2 Keystream Generator (KsG)

The Keystream Generator (KsG) is mainly responsible for performing the next-state function of Rabbit. Therefore, the main purpose of KsG is to parallelize the keystream generation function of Rabbit cipher such that Rabbit can generate multiple keystreams simultaneously. Generating multiple keystreams requires creating and controlling multiple threads. The number of created threads, in this particular component, is mainly based on the number of available cores in the running processor.

Each processor is responsible for running a set of counter values which are incremented sequentially in each iteration of the next-state function. Generally, For a given processor of \(n\) cores, the created threads are controlled as stated in Equation 15:

\[
K = \text{SHA}(Q_0 \odot Q_1 \odot Q_2 \odot Q_3) \quad (12)
\]
\(C_i, \; \S T, \; \S R_i, \; \text{for all } 0<i<\rho \) (15)

where \(\S \) denotes the association between processors cores \((C_i)\), threads \((T_i)\) and counters \((R_i)\), while \(\rho\) denotes the total number of generated threads. The counter set of \(R_i\) includes the following sub-systems: Carry-bit Resolution (CbR), Counter Iteration (CI) and State Iteration (SI). In CbR, the carry-bit \(\Phi\) is modified for each counter register update as shown in Equations 16 and 17:

\[
\Phi_{j,i+1} = 1 \text{ if } [\{((c_{j,i} + \alpha_j + \Phi_{j,i+1}) \mod 32) \geq 2^{32} \} \text{ and } (j=0)] \\
\text{or} \\
[\{((c_{j,i} + \alpha_j + \Phi_{j,i+1}) \mod 32) \geq 2^{32} \} \& (j\geq 1)] \quad (16)
\]

\[
\Phi_{j,i+1} = 0 \text{ for all other cases} \quad (17)
\]

where \(c_{j,i}\) refers to the register index \(j\) in iteration number \(i\), and \(\alpha_j\) refers to a hard-coded constant value.

In the second sub-system, the counter iteration is carried out. In CI, the counter registers are updated sequentially. Each counter is updated using its current value accompanied by hard-coded register value, and the previous value of \(\Phi\). Equations 18-25 describes the updating process of the counter registers:

\[
C_{0,j,i+1} = C_{0,j,i} + \alpha_0 + \Phi_{0,j,i} \mod 2^{32} \quad (18)
\]

\[
C_{1,j,i+1} = C_{1,j,i} + \alpha_1 + \Phi_{0,j,i} \mod 2^{32} \quad (19)
\]

\[
C_{2,j,i+1} = C_{2,j,i} + \alpha_2 + \Phi_{1,j,i} \mod 2^{32} \quad (20)
\]

\[
C_{3,j,i+1} = C_{3,j,i} + \alpha_3 + \Phi_{2,j,i} \mod 2^{32} \quad (21)
\]

\[
C_{4,j,i+1} = C_{4,j,i} + \alpha_4 + \Phi_{3,j,i} \mod 2^{32} \quad (22)
\]

\[
C_{5,j,i+1} = C_{5,j,i} + \alpha_5 + \Phi_{4,j,i} \mod 2^{32} \quad (23)
\]

\[
C_{6,j,i+1} = C_{6,j,i} + \alpha_6 + \Phi_{5,j,i} \mod 2^{32} \quad (24)
\]

\[
C_{7,j,i+1} = C_{7,j,i} + \alpha_7 + \Phi_{6,j,i} \mod 2^{32} \quad (25)
\]

In the last sub-system (SI), the 32-bit X internal-states values are calculated by applying some rotation and addition operations over the previously calculated G values as follows:

\[
g_{ij} = ((x_{j,i} + c_{j,i+1})^2 \oplus (x_{j,i} + c_{j,i+1})^2) \mod 2^{32} \quad (26)
\]

Once we obtain the G values, the internal states are updated as shown in Equations 27 and 28, where each equation is executed based on the value of \(j\):

\[
x_{j,i+1} = g_{j,i} \oplus (g_{j,i} \lll 16) + (g_{j,i} \lll 16) \text{ for even } j \quad (27)
\]

\[
x_{j,i+1} = g_{j,i} + (g_{j,i} \lll 8) + g_{j,i} \text{ for odd } j \quad (28)
\]

In KsG, we treat the above discussed sub-systems as one single unit. In this component, parallelism is carried out by creating multiple copies of the keystream generation of Rabbit. Each copy of the keystream generator of Rabbit is associated with a specific thread, which runs over a specific processor core. Practically, each copy of Rabbit keystream generator is associated with its own set of IV/SK generated from the IV/SK Initialize as illustrated by Fig. 6.

To parallelize the Rabbit keystream generator efficiently and consistently, each thread should be associated with its own set of IV/SK. Unlike the original implementation of Rabbit, our implementation associate each thread with its own set of IV/SK values, such that the values of IV/SK used by \(T_i\) differ from the IV/SK set used by the rest \(T_{n+1}\) threads. In order to achieve such free-dependency (as crucial factor in parallelism), the extracted IV/SK from the input secret image is shifted sequentially, such that the first thread \((T_1)\) uses the originally extracted IV/SK (denoted by IV\(_0\), SK\(_0\)), the second thread \((T_2)\) perform 2-bit left rotation over IV\(_0\), SK\(_0\) to generate IV\(_1\), SK\(_1\). Sequentially, thread \(T_n\) performs 2-bit left rotation over the previously calculated IV\(_n-1\), SK\(_n-1\) to generate IV\(_n\), SK\(_n\). Note that with 2-bit rotation scheme, our model can support up to 32 processors cores, since having a processor with higher number of cores results in duplicating the IV/SK values.

As keystream-synchronization is essential for the correctness of encryption and decryption operations.
The number of generated threads (represented by the attribute \( \rho \)) should be shared between sender and receiver. The value of \( \rho \) determines the number of threads that should be created on the receiver’s side regardless the number of cores available on the receiver’s processor. When the value of \( \rho \) at the sender’s side (denoted by \( \rho_{\text{sender}} \)) differ from the value of \( \rho \) at receiver’s side (denoted by \( \rho_{\text{receiver}} \)) the following two equations (29-30) are used to specify the total number of threads that should be associated with each processor core \( (C_i) \):

\[
C_i \left\lceil \left( \frac{\rho_{\text{sender}}}{\rho_{\text{receiver}}} \right) \right\rceil \text{ threads if } \rho_{\text{sender}}>\rho_{\text{receiver}} \tag{29}
\]

\[
C_i \left\lceil \left( \frac{\rho_{\text{sender}}}{\rho_{\text{receiver}}} \right) \right\rceil \text{ threads if } \rho_{\text{sender}}<\rho_{\text{receiver}} \tag{30}
\]

By controlling the number of generated threads on both sides, one can assure that the keystream generated during the encryption and decryption are aligned.

### 4.3 Plaintext Encoder (PtE)

This component is responsible for XOR’ing the keystream bit generated by each thread with their corresponding plaintext bits. To achieve parallelism in PtE, the plaintext bit should be synchronized with the keystream bits. Based on the number of generated threads (\( \rho \)), each 128-bit of plaintext is associated with a specific thread sequentially, such that thread \( T_1 \) is associated with bits \([b_0, \ldots, b_{127}]\), \( T_2 \) is associated with bits \([b_{128}, \ldots, b_{255}]\) and so on. As the encryption process is parallelized in PtE, each thread needs to work on specific set of plaintext bits (plaintext segments). To achieve that, each thread use a special counter \( (C_{tr}) \) that is incremented sequentially and independently from the other threads. The \( C_{tr} \) values of all threads are initialized such that:

\[
C_{tr_0} = \text{thread}_id \tag{31}
\]

Consequently, the subsequent rounds will increment the value of \( C_{tr} \) as shown in Equation 32:

\[
C_{tr_{i+1}} = C_{tr_i} + \rho \tag{32}
\]

Table 1 shows an illustration on the associated counter values \( C_{tr} \) and plaintext segments with its corresponding threads in three rounds of generating new keystream on 8-cores processor (\( \rho = 8 \)).

<table>
<thead>
<tr>
<th>thread_id</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ctr</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
</tr>
<tr>
<td>plaintext bits</td>
<td>0</td>
<td>128</td>
<td>256</td>
<td>384</td>
<td>512</td>
<td>640</td>
<td>768</td>
<td>896</td>
</tr>
<tr>
<td>Ctr</td>
<td>8</td>
<td>9</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>15</td>
</tr>
<tr>
<td>plaintext bits</td>
<td>1024</td>
<td>1152</td>
<td>1280</td>
<td>1408</td>
<td>1536</td>
<td>1664</td>
<td>1792</td>
<td>1920</td>
</tr>
<tr>
<td>Ctr</td>
<td>16</td>
<td>17</td>
<td>18</td>
<td>19</td>
<td>20</td>
<td>21</td>
<td>22</td>
<td>23</td>
</tr>
<tr>
<td>plaintext bits</td>
<td>2048</td>
<td>2176</td>
<td>2304</td>
<td>2432</td>
<td>2560</td>
<td>2688</td>
<td>2816</td>
<td>2944</td>
</tr>
</tbody>
</table>

Generating the ciphertext \( C_{T[m, \ldots, n]} \) for a segment of size 128 bits (for all bits from \( m \) to \( n \)) is carried out by XOR’ing the plaintext bits \( P_{T[m, \ldots, n]} \) with their corresponding keystream bits \( K_{S[m, \ldots, n]} \) as illustrated in Equation 33:

\[
C_{T[m, \ldots, n]} = (P_{T[m, \ldots, n]} \oplus C_{tr_i}) \oplus (K_{S[m, \ldots, n]} \oplus T_i) \tag{33}
\]

### 5 Security Analysis

In this research we rely on the keystream generator of Rabbit stream cipher to generate keystreams. Therefore, we are not performing further analysis on the security of the keystream generator itself. On the other hand, our modification on the original Rabbit cipher includes replacing the two textual keys (IV and SK) by a secret image, where the values of both IV/SK are extracted mathematically from the input image. The pre-calculation of IV/SK includes using the secure hash algorithm SHA-256 to increase the security of generating these two values. Such technique restrict cryptanalysis attacks (especially brute force attacks) from attacking the secret key due to the huge key space. Practically, the attacker must find the right combination of IV/SK keys in the space of \( 2^{128} \times 2^{64} \) possible keys, which is considered infeasible on current computing powers.

From the other perspective, our modified algorithm requires the knowledge of the total number of cores used at the sender’s side (\( \rho_{\text{sender}} \)). This value should be securely shared along with the secret image in order to synchronize the decryption process at the receiver’s side. This technique add one more layer of security to Rabbit stream cipher.

### 6 Performance Analysis

In order to analyze the performance gained from parallelizing Rabbit stream cipher, three different platform are chosen to run the experiments. The
processors specifications of the selected platform are as follows:

**Platform 1**: Intel Pentium IV® of CPU speed 1.93GHz (*single core*).

**Platform 2**: Intel Dual-Core® of CPU speed 2.93GHz (*two cores*).

**Platform 3**: Intel Core 2 Quad® of CPU speed 2.40GHz (*four cores*).

Experiments results showed that the parallelized version (using Posix multithreading library) of Rabbit cipher (denoted by \( p \)-Rabbit) outperforms the original design (sequential design) of Rabbit cipher (denoted by Rabbit). The results shows that the new design is able to utilize the power of the available cores of the processors. Table 2 shows the encryption rate achieved on the three platforms.

<table>
<thead>
<tr>
<th>Platform 1</th>
<th>Platform 2</th>
<th>Platform 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rabbit</td>
<td>495MB/S</td>
<td>610MB/S</td>
</tr>
<tr>
<td>( p )-Rabbit</td>
<td>702MB/S</td>
<td>985MB/S</td>
</tr>
</tbody>
</table>

It is obvious that our parallelized Rabbit utilizes the processor cores. The encryption rate of \( p \)-Rabbit achieved on quad-core processor is double the encryption rate of Rabbit on the same processor. Practically, achieving such high encryption rate is possible on multi-core processors due to the efficiency of the memory architecture (L1, L2 cache memories) on these processors if compared to multi-processors memory architecture. Fig. 7 illustrates the projected performance of Rabbit and \( p \)-Rabbit ciphers on multi-core processors of 8-cores and up to 32-cores (assuming CPU speed of 2.4GH).

### 4 Conclusion

In this research, a parallel design of Rabbit stream cipher is presented. The new design focused on parallelizing the keystream generator of Rabbit to generate multiple keystreams simultaneously. Parallelizing the keystream generator is based on multithreading technique, where \( n \) threads are generated to run their own copies of keystream generators. Moreover, our new design replaced the textual initial vector and secret key by an image. The image is used to extract the values of the IV/SK securely. However, the performance analysis revealed that the encryption rate of the parallelized version of Rabbit outperform the original design of Rabbit on different number of processors’ cores. The average encryption rates enhancements were 1.4, 1.6 and 2.3 times over single, dual and quad core processors, respectively.

### Acknowledgment

The author thanks the Arab Open University (AOU), Saudi Arabia Branch for supporting this study.

### References:


