A Real-Time PC-Based Software Radio DVB-T Receiver

Shu-Ming Tseng         Jian-Cheng Yu         Yueh-Teng Hsu
Department of Electronic Engineering
National Taipei University of Technology
1, Sec. 3, Chung-hsiao E. Rd., Taipei,10608,Taiwan, R.O.C.
Taipei, Taiwan
shuming@ntut.edu.tw    http://www.cc.ntut.edu.tw/~shuming/

Abstract: - We propose a PC-based real-time software Digital Video Broadcasting-Terrestrial (DVB-T) receiver, including hardware, driver, and software parts. The total data rate of DVB-T is much greater than that of Digital Audio Broadcasting (DAB). A more efficient signal processing algorithm than our previous software DAB receiver is necessary to improve the speed of the software part of the DVB-T receiver. Therefore, we propose some modifications in software: Viterbi algorithm optimization, and Digital-Down-Converter (DDC) optimization. Finally, it only takes 1541 ms to decode the 2760ms video data in this system, and the data recorded at 100km/hr vehicle speed is successfully decoded.

Key-Words: - software radio, mobility, Digital Video Broadcasting, orthogonal frequency-division multiplexing

1 Introduction
The most important benefit of Software Radio (SR) research, when compared with hardware radio, is that people can modify and change the signal processing procedure, the algorithm, and the result can be easily tested. Hence, more efficient detection or estimation algorithms are proposed with software language to improve the performance of a radio receiver rather than producing a new ASIC chip. The PC-based SR example includes a software Global Position System (GPS) [1] and software Digital Audio Broadcasting (DAB) capability [2]. The SR receivers, which are PC-based, are more suitable for research and as a development platform than the conventional hardware.

The total data rate of DAB is 2.4 Mbps (DQPSK); Digital Video Broadcasting-Terrestrial (DVB-T) is 9.953 Mbps (16 QAM, guard interval 1/4, rate 2/3 convolutional code, non-hierarchical system for 6 MHz channels) [3]. The data rate of DVB-T is much greater than the data rate of DAB. The software Viterbi decoder needs to be implemented faster due to much higher data rate than the DAB system [4]. The Reed-Solomon (RS) code is an additional feature in DVB-T, and already optimized in another journal paper [5]. The performance of the RS and Viterbi decoder is improved by several methods: (1) use the new SIMD instructions; (2) modify the program to reduce the branch; and (3) have more efficient and useful procedures.

In addition, we also propose new Digital Down Converter (DDC) to combine the mixer and filter operations to enhance the decoding speed in the software DVB-T receiver. We also implemented the hardware and driver necessary to construct a complete software DVB-T receiver.

This paper is organized as follows. First we describe the previous SR in Section 1. The system model block diagram is introduced in Section 2. The proposed system hardware is described in detail in Section 3. The driver is described in Section 4. The software is described in Section 5. Implementation and results are described in Section 6. Section 7 presents the conclusions.

2 Introduction

Fig. 1 System model block diagram of the introduced research platform

The proposed research architecture is shown in Fig. 1. The hardware part is depicted in Fig. 2. The receiver can decode radio signals and record baseband signals into the hard disk continuously.
The A/D chip and Low Voltage Differential Signaling (LVDS) are used to reduce the transmission interference. The architecture is shown in Fig. 3. The tuner module must have proper receiving sensitivity and low Intermediate Frequency (IF) signal output to amplify gain that is suitable for the requirement of an Analog-to-Digital (A/D) converter and so on.

3 Introduction

In our design, the IF power level must be in the A/D 8-bits sampling rate range. Once it is lower than the A/D sampling rate range, the resolution performance will be poor. On the contrary, if the IF power level is greater than the A/D sampling rate range, then it will generate distortion in the system. The IF power should be stable in a fixed range to prevent the A/D sampling rate shift. Additionally, it is necessary to have real-time Auto Gain Control (AGC). We prefer the tuner with the necessary amplifier feedback and self-control.

Thus, the silicon tuner (Xceive xc3028) is chosen to meet the requirements. The TLI 5540 is a high-frequency signal processing IC and converts the received frequency to IF 4.571 (MHz). The frequency command is fed through the I-squared-C (I2C) interface on this tuner. It is known that the sampling rate in the DVB-T is 6 MHz at \( \frac{64 (MHz)}{7} \times \frac{6}{8} = 48 (MHz) \). We use \( \frac{48 (MHz)}{7} \times 4 = 27.42857 (MHz) \) for 8-bit resolution sampling rates to be digitized by an A/D converter. This is fed into a USB 2.0 chip and can be sent to aPC for future processing.

4 Driver

It is necessary to develop a USB device driver in order to control this RF front end. In this research, the driver framework is a Windows Driver Module (WDM). It consists of the port driver, usbport.sys, and one or more of three miniport drivers that run simultaneously. Above the port driver is the USB bus driver, usbhub.sys, also known as the hub driver. The host controller driver and bus driver are both system-supplied USB drivers. They are utilized by our developed client driver. The relation between the three drivers is shown in Fig. 4.

The client driver’s functions include collecting the digitized baseband data, notifying the user space application when the baseband date arrives, and setting the tuning frequency. The USB 2.0 high-speed mode (480 Mbits/second) was chosen for transferring. Since the baseband data is serially fed into the PC, to reduce the overhead of the data transfer, the isochronous mode is adopted.
data from the driver and performs signal processing continuously.

5 Software

The software has two parts: one is a baseband receiver, and another is a baseband data recorder. The signal processing of the software structure is shown in Fig. 5. and Fig. 6. The time synchronization process is used to synchronize the symbol in the Fast Fourier Transform (FFT) window correctly. We use the Continual Pilot (CP) to estimate integral frequency offset and use Transmission Parameter Signaling (TPS) pilot to estimate the offset of the Orthogonal Frequency-Division Multiplexing (OFDM) symbol. Fractional frequency synchronization can modify the signal after the digital down converter is in the correct baseband frequency.

We will use a scatter plot to estimate the channel coefficients. After doing fractional frequency synchronization and integer frequency synchronization, the residual frequency offset still exists. However, we can utilize a mathematical model for an offset with sampling frequency offset and residual frequency. Channel estimation must be performed to compensate for the phase error. The TPS is used to do frame synchronization in the DVB-T system.

We describe the RS decoder optimization in Section 5.1. The Viterbi decoder and the systematic approach of software optimization is detailed in Section 5.2. DDC design and optimization is described in Section 5.3.

5.1 Reed-Solomon decoder optimization

The RS decoder is the most time-consuming part of the software DVB-T receiver. We must improve the performance of the RS decoder, which is composed of four parts. In this subsection, we briefly describe the our previous RS decoder optimization in [5]. Each part uses different efficient algorithms that are described as follows. First, there are 4064 addition and 4080 multiplication actions in GF (256) for the getting syndrome:

These operations can be replaced by the proposed 255 vector tables; each table means that all possible answers of 16 multiplications in GF (256) are obtained. Hence, you can get 16 multiplications in GF (256) by looking up the look-up vector table once. The multiplication of GF (256) is no longer necessary. The GF (256) is created with look-up vector tables (shown as Table 1). Furthermore, we rewrite the whole Chien search program in an assembly language.

Fig. 6 Modified procedure of Berlekamp-Massey (BM) in our program. The performance of the Chien search program will be much better by virtue of these modifications. Finally, the decoding speed is much faster than the previous Chien search program.
The branch commands like IF, FOR, WHILE, etc., have prediction errors that will cause the speed of the execution to slow down. It is necessary to reduce all the loops in our program by means of using a large number of C or assembly codes. Thus, we rewrite some programs to expand those C or assembly codes, and the new procedure is shown in Fig. 6. Sixteen XMM registers are provided by the 64-bit CPU. It is helpful and useful to place all operational values of Forney algorithm procedures using these registers. It can save time to transfer the data between registers and memories as much as possible. The data are only moved between the registers.

5.2 Viterbi decoder and systematic approach of software optimization

We use Explorer in the Microsoft Visual Studio 2008 (Team Suite edition) to identify and analyze the slowest parts in our programs. Respectively, we propose several ways to improve performance. The Viterbi decoder consists of several units: Branch Metric Unit (BMU), Add-Compare-Select Unit (ACSU), Path Metric Memory Unit (PMMU), and Survivor Memory Unit (SMU). We use the “compare instructions” of the Streaming SIMD Extension 2 (SSE2) application several times to determine the minimum and we use its index in the XMM register for tracing back. Furthermore, the new instructions of the SSE4 for the Intel® CPU (“PHMINPOSUW”) are used to find the minimum and the index of the minimum (as shown in Fig. 7).

We use these instructions to determine the decoding path in the Viterbi algorithm. There are many loops in our original Viterbi decoder C program. In order to reduce the loops in our program, we write some programs to automatically generate duplicate C or assembly code segments. For example, there is a loop repeating 64 times in our original 64-state Viterbi decoder, and we write a program to produce a large amount of C code (Fig. 8) in which the program segment inside the loop is repeated 64 times.

5.3 Viterbi decoder and systematic approach of software optimization

The DDC is an important part of DVB-T system; it converts the IF signal into baseband, reduces the signal sampling rate, and then makes it easy for realtime demodulation. The structure of the previous DDC is comprised of the mixer, low-pass FIR, and down-sampling given by:

\[ x(n) = s(n) * \exp(-j2\pi * f_{IF} * (n / f_{AD})), \quad 1 \leq n \leq N \]  

where \( N \) is the length of DDC input data, \( f_{IF} \) and \( f_{AD} \) represent the IF and sampling rate of A/D.

We propose a Combining the Mixer and Filter (CMF) method. Respectively, we multiply the mixer coefficients and filter coefficients and store the results in a look-up table. In [6], \( f_{AD} \) is four times as much as \( f_{IF} \); it could simplify the calculation of the mixer. Furthermore, integer decimation is proposed in [7]. According to [6] and [7], changing the \( f_{AD} \) to be a multiple of \( f_{IF} \) and the sampling rate of DDC output would simplify the DDC computation. Hence, we choose the \( f_{AD} \) to be 192/7 MHz. For this sampling rate, it will match the multiple relation in [6] and [7] at the same time. The DDC with \( f_{AD} = 192/7 \) MHz is shown in Fig. 9.

Fig. 7 Finding the minimum and index with SSE2+SSE4.

Fig. 8 The flowchart of the modified program. A loop is expanded to 64 identical segments b*
Fig. 9 DDC using fAD=192/7 MHz
This architecture avoids up-sampling calculation. Thus, the structure of fAD = 192/7 MHz is simpler than the structure of fAD = 20 MHz, so we choose 192/7 MHz as fAD in our structure.

\[ f_{IF} / f_{AD} = 32/7 \div 192/7 = 1/6 \text{ in (1), we have:} \]

\[ x(n) = s(n) \exp(-j2\pi (n*1/6)), \quad 0 \leq n \leq N - 1 \]  

(2)

We note that we only have six possible values. The filter h(m) only has M+1 coefficients.

\[ k(n) = \sum_{m=0}^{M} \{s(n-m) \ast [w((n-m) \text{mod} 6) \ast h(m)]\}, \quad 0 \leq n \leq N - 1 \]

where we define w(n) = In order to save the elapsed time from mixer calculation, we modify (3) to be:

\[ k(n) = \sum_{m=0}^{M} \{s(n-m) \ast [w((n-m) \text{mod} 6) \ast h(m)]\} \]

\[ = \sum_{m=0}^{M} \{s(n-m) \ast C(m)\}, \quad 0 \leq n \leq N - 1 \]

(4)

The w(n) and h(m) are combined in advance in (4). In addition, we calculate the linear convolution between s(n) and c(m) to achieve the mixer and filter calculations. The block diagram of the proposed CMF algorithm is shown in Fig. 10.

![Block diagram of the proposed CMF](image)

Fig. 10 Block diagram of the proposed CMF
The next step is to down sample four times. Down-sampling is usually combined with (4). That is, when we input four data points to the DDC, the output is one data point. This procedure could avoid 3/4 calculations from (4). When the down-sampling is combined, we get:

\[ y(l) = k(n) = \sum_{m=0}^{M} \{s(n-m) \ast [w((n-m) \text{mod} 6) \ast h(m)]\} \]

\[ = \sum_{m=0}^{M} s(s-m) \ast c(m), n = 3,7,11..., N-1 \quad l = (n-3)/4 \]

(5)

Assume the number of the DDC input data is N; there will be N multiplications in (2). Furthermore, our FIR filter is seven orders, so there are 8N multiplications generated by linear convolution of (4). In fact, down-sampling is usually combined with the FIR. According to this, the 8N multiplications will reduce to 2N because of down-sampling: four times in (5). To sum up, the number of multiplications in the previous DDC [8] is 3N (=N+2N). The CMF combines mixer and filter, so the number of multiplications could be reduced to 2N additionally. Hence, the CMF can save more elapsed time than the previous DDC algorithm.

The optimization result of our DDC algorithm is shown in Table 2. We choose Windows 7 (64 bits) as our Operating System (OS) in order to use all 16 XMM registers. Furthermore, the development tool is Microsoft® Visual Studio 2010 (Team Suite edition). The elapsed time of the proposed DDC can be shown via Performance Explorer in assembly and C codes.

Table 2 DDC elapsed times of fAD =192/7 MHz (in C and assembly)

<table>
<thead>
<tr>
<th>Function name</th>
<th>Elapsed time (ms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ddc (C)</td>
<td>88.07</td>
</tr>
<tr>
<td>ddc_asm (assembly)</td>
<td>20.81</td>
</tr>
</tbody>
</table>

6 Implementation and results
The environment of the proposed receiver is a desktop PC whose specification is listed in Table 3. The OS is Windows 7. The software language is C, C++, or assembly.

The programming tools are mainly from Microsoft® and Intel including the compiler and mathematical library.

Table 3 PC platform specification including OS

<table>
<thead>
<tr>
<th>Component</th>
<th>Spec</th>
</tr>
</thead>
<tbody>
<tr>
<td>OS</td>
<td>Windows 7 (64-bit)</td>
</tr>
<tr>
<td>CPU</td>
<td>Intel® (R) Core (TM) i7-2600 K CPU @ 3.40 GHz (8 CPUs), ~3.4 GHz</td>
</tr>
<tr>
<td>RAM</td>
<td>4.0 GB</td>
</tr>
<tr>
<td>Motherboard</td>
<td>ASUS P8H67-M PRO</td>
</tr>
</tbody>
</table>
In this research, the CPU loading of each individual block is listed in Table 4. The final results are shown as Fig. 11.

Table 4 CPU loading of each block for 2760 ms video data

<table>
<thead>
<tr>
<th>Block</th>
<th>Elapsed Time (ms)</th>
<th>Inclusive Time (ms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Time and frequency synchronization</td>
<td>63.66</td>
<td></td>
</tr>
<tr>
<td>Remove CP and FFT</td>
<td>67.82</td>
<td></td>
</tr>
<tr>
<td>Channel estimation</td>
<td>145.87</td>
<td></td>
</tr>
<tr>
<td>Deinter and depuncher</td>
<td>54.49</td>
<td></td>
</tr>
<tr>
<td>Deoutter interleave</td>
<td>17.93</td>
<td></td>
</tr>
<tr>
<td>Demodulator</td>
<td>8.93</td>
<td></td>
</tr>
<tr>
<td>Viterbi decoder</td>
<td>1096.79</td>
<td></td>
</tr>
<tr>
<td>RS decoder</td>
<td>30.67</td>
<td></td>
</tr>
<tr>
<td>Descrambler</td>
<td>0.92</td>
<td></td>
</tr>
<tr>
<td>Frame synchronize</td>
<td>8.58</td>
<td></td>
</tr>
<tr>
<td>Program initialization</td>
<td>27.52</td>
<td></td>
</tr>
<tr>
<td>Phase compensation</td>
<td>8.44</td>
<td></td>
</tr>
<tr>
<td>C++ standard library</td>
<td>10.27</td>
<td></td>
</tr>
<tr>
<td>Total</td>
<td>1541</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 11 Software demodulator results

7 Conclusion

In this paper, we utilize some efficient methods to greatly improve the decoding speed of our Viterbi decoder. Furthermore, the new DDC can also be used to enhance the performance of the SR receiver. As a result, the decoding rate of the proposed system is greater than the required bit rate of the real-time DVB-T. So, our system is fast enough to decode the DVB-T signal in real-time.

The proposed system is convenient to operate with the current commercial PCs and it provides a platform to develop new baseband algorithms. We have verified it in a real-world 100km/hr environment. Finally, it only takes 1541 ms to decode the 2760 ms of video data. Thus we have implemented a real-time software DVB-T receiver.

References:


