Small Area DAC using SC Integrator for SAR ADC

YURIN JIN, SEONGIK CHO, MINWOONG LEE
Electronic Engineering
Chonbuk National University
567 Baekje-daero, deokjin-gu, Jeonju-si, Jeollabuk-do 54896 Republic of Korea
REPUBLIC OF KOREA
201650164@jbnu.ac.kr

Abstract: - A successive approximation register(SAR) analog-to-digital converter(ADC) is widely used because of its relatively short conversion time and small size. However, a SAR ADC requires a DAC of the same resolution, resulting in a larger area. To solve this problem, a DAC that does not increase in area as resolution increases is needed. This paper presents SAR ADC and DAC using Switched Capacitor(SC) integrator. This DAC's area is independent of resolution and ADC is no need to a sample and hold circuit because it uses an SC integrator. The operation of this ADC is similar to a charge-redistribution based SAR ADC. The reference voltage is generated by charge redistribution of the SC integrator input capacitor and the reference capacitor, and the DAC voltage is generated by accumulating the generated voltage on the output capacitor of the SC integrator. The proposed SAR ADC was designed using TSMC 0.18μm CMOS high voltage technology, occupies on chip area of 0.316mm². At 5V supply and 100kS/s, the simulated SNDR and ENOB are 53.7dB and 8.63bit. Considering the good DNL, a higher resolution ADC can be designed with the same area.

Key-Words: - Analog-to-digital converter, Successive approximation register, Switched Capacitor integrator, SAR ADC, Digital-to-Analog converter, Charge-redistribution based SAR ADC, Sample and Hold circuit

1 Introduction
With the recent increase in the Internet of things(IOT) market, the demand for sensors and ADCs is increasing. Among the many ADCs, a successive approximation register(SAR) analog-to-digital converter(ADC) is widely used because of its relatively short conversion time and small size. Because of the a few analog blocks, charge-redistribution based SAR ADCs are preferred. This ADC uses a capacitor array to generate the DAC voltage. The total capacitance of the capacitor array is proportional to the square of the resolution. Therefore, large area and large current are required. The charge current is provided by the input source, not by the supply. For this reason, the issue of reducing the size of capacitor array is actively researched. A common solution is to design a high-resolution DAC using two low-resolution DACs [1][2]. To solve this problem, this paper proposed a SAR ADC using a Switched Capacitor(SC) integrator DAC. The operation of this ADC is similar to a charge-redistribution based SAR ADC. But DAC's area is independent of resolution. Section 2 introduce the conventional charge-redistribution based SAR ADC. Section 3 describes the structure of proposed ADC and its operation. Section 4 shows the simulation result.

2 Conventional SAR ADC
Fig. 1 is conventional charge-redistribution based SAR ADC. N is the resolution of the ADC. Table 2 is the equivalent circuit of the capacitor when the capacitor array operates as a DAC in Fig. 1. The voltage change of the capacitor can be derived as

\[
\Delta V_2 = -\frac{(2^n - 2^k)C}{(2^n - 2^k)C + 2^kC} (V_{REF} - V_{CM})
\]

\[
\Delta V_1 = \frac{2^kC}{2^nC} (V_{REF} - V_{CM})
\]

This ADC requires a DAC with the equal resolution. To generate the DAC voltage, k of eq. (2) must be a natural number from 1 to n-1. The capacitor weight is a resolution power of two. If the resolution is high, a lot of capacitors are needed. Therefore, the circuit requires a large area and large current for capacitor charging and discharging [2][3].

Fig. 1 Charge-redistribution based SAR ADC
Fig. 2 The equivalent circuit of the capacitor

3 Proposed SAR ADC

Fig. 2 shows a schematic of basic non-inverting SC integrator [4][5].

Output voltage of Fig. 3 can be calculated as

\[ V_{OUT} = V_{IN} + z^{-1}V_{OUT} \]  (3)

Eq. (3) means that the SC integrator can store the analog voltage, and this function can be used to make the DAC.

3.1 Single-ended SC integrator DAC

The DAC can be designed by modifying Fig. 3. Fig. 4 is a schematic of a DAC. \( C_1 \) and \( C_2 \) are used to generate the reference voltage, and the DAC voltage is generated by accumulating the reference voltage at \( C_{OUT} \). All capacitors have the same capacitance. Fig. 5 shows the operation of DAC at each switch cycle.

When the reset switch is turned on at Fig. 4, \( C_1 \) is charged to reference voltage and \( C_{OUT} \) is discharged.

\[ V_{C1,RESET} = V_{REF} \]  (4)

\[ V_{COUT,RESET} = 0 \]  (5)

When \( \phi_1 \) is turned on, the charge of \( C_1 \) moves to \( C_2 \) and the potentials of the \( C_1 \) and \( C_2 \) become equal.

\[ V_{C1,\phi_1} = V_{C2,\phi_1} = \frac{V_{REF}}{2} \]  (6)

When \( \phi_2 \) is turned on, \( C_1 \) is floated, and the charge of \( C_2 \) moves to \( C_{OUT} \). The potential of \( C_2 \) becomes 0V and \( V_{OUT} \) becomes half of the reference voltage. Single-ended DAC requires switches to rotate...
direction of C2. The direction of C2 determines whether to add or subtract the voltage.

\[ V_{C1,\phi2} = \frac{V_{REF}}{2} \]  
\[ V_{C2,\phi2} = 0 \]  
\[ V_{COUT,\phi2P} = \frac{V_{REF}}{2} \]  
\[ V_{COUT,\phi2N} = -\frac{V_{REF}}{2} \]  

The DAC voltage can be generated by repeatedly switching the \( \phi_1 \) and \( \phi_2 \). Fig. 6 shows the operating waveform of the DAC in Fig. 4.

### 3.2 Fully differential SC integrator ADC

Fig. 7 shows the Fully differential ADC. The \( C_{INN} \), \( C_{INP} \), \( C_{DACP} \) and \( C_{DACN} \) have the same capacitance.

![](image)

**Fig. 7 Fully differential SC integrator ADC**

The SAR ADC can be designed by adding a comparator to the DAC. The comparator converts an analog input voltage to a 1-bit. If \( V_F \) is higher than \( V_N \), the quantization bit is high and \( \phi_{2N} \) is turned on at the next \( \phi_2 \) cycle. If \( V_F \) is less than \( V_N \), the quantization bit is low and \( \phi_{2P} \) is turned on at the next \( \phi_2 \) cycle. \( \phi_1 \) and \( \phi_2 \) are non-overlapping clocks and 1-bit quantization can be processed for one clock.

The input voltage range of the ADC is limited by the output range of the OPAMP. Because the SC integrator is used as the sample and hold circuit. By reducing the gain, the sample and hold circuit can be used within the linear output range of the OPAMP. The SC integrator gain can be derived as

\[ Gain = \frac{C_{IN}}{C_{OUT}} \]  

**Fig. 8 Control clock for Fully differential ADC**

In the \( \phi_{1X} \) cycle, the reference voltage is generated by \( C_{DAC} \) and \( C_{IN} \). When the i-th bit is converted, the voltage of the \( C_{IN} \) and \( C_{DAC} \) can be derived as

\[ V_{CDACP,\phi1X} = V_{CINP,\phi1X} = +\frac{V_{REF}}{2^i} \]  
\[ V_{CDACP,\phi1X} = V_{CINP,\phi1X} = -\frac{V_{REF}}{2^i} \]  

In the \( \phi_{2P} \) or \( \phi_{2N} \) cycle, the DAC voltage is generated by transferring the charge of \( C_{IN} \) to \( C_{OUT} \).

\[ V_{CINP,\phi2} = V_{CINN,\phi2} = 0 \]  
\[ V_{COUTP,\phi2P} = z^{-1}V_{COUTP,\phi2} - A \frac{V_{REF}}{2^i} \]  
\[ V_{COUTN,\phi2P} = z^{-1}V_{COUTN,\phi2} + A \frac{V_{REF}}{2^i} \]  
\[ V_{COUTP,\phi2N} = z^{-1}V_{COUTP,\phi2} + A \frac{V_{REF}}{2^i} \]  
\[ V_{COUTN,\phi2N} = z^{-1}V_{COUTN,\phi2} - A \frac{V_{REF}}{2^i} \]
Fig. 9 shows the flowchart of Fully differential ADC.

![Flowchart of Fully differential ADC](image)

**4 Simulation Result**

The proposed SAR ADC was designed using TSMC 0.18µm CMOS high voltage technology with 5V Supply voltage. At 5V supply voltage, input voltage range is 0V to 5V. The capacitance of C\textsubscript{IN} is 2pF and C\textsubscript{OUT} is 2.5pF. The sampling rate is 100kS/s and the simulation input signal is 10kHz, 5V\textsubscript{pp} sinewave. Fig. 10 and Fig. 11 show the fully-differential OPAMP and Dynamic comparator\[6\] used in this ADC.

![Scheme of fully-differential OPAMP](image)

![Dynamic comparator](image)

Fig. 12 shows the FFT spectrum of the ADC output. The second harmonic is small because of the fully differential opamp. The difference between the third harmonic and the input signal is -67.5dB. The simulated SNDR and ENOB are 53.7dB and 8.63bit. Fig. 12 shows the simulated DNL of the proposed ADC. Peak DNL is -0.01LSB to +0.052LSB. Table 1 summarizes the performance of the proposed SAR ADC and compares the proposed ADC with other SAR ADC\[7\]|\[8\].
Table 1 Performance of proposed SAR ADC

<table>
<thead>
<tr>
<th></th>
<th>This Works</th>
<th>[7]</th>
<th>[8]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology [μm]</td>
<td>0.18</td>
<td>0.18</td>
<td>0.18</td>
</tr>
<tr>
<td>Resolution [Bit]</td>
<td>9</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>Sampling frequency [MHz]</td>
<td>0.1</td>
<td>20</td>
<td>20</td>
</tr>
<tr>
<td>Supply voltage [V]</td>
<td>5</td>
<td>1.8</td>
<td>1.8</td>
</tr>
<tr>
<td>Input Voltage range [V]</td>
<td>0 ~ 5</td>
<td>0 ~ 1.8</td>
<td></td>
</tr>
<tr>
<td>DNL [LSB]</td>
<td>-0.010/ + 0.052</td>
<td>-0.55/ +0.68</td>
<td>0.81</td>
</tr>
<tr>
<td>SNDR [dB]</td>
<td>53.7</td>
<td>43.2</td>
<td>44.5</td>
</tr>
<tr>
<td>ENOB [Bit]</td>
<td>8.63</td>
<td>6.88</td>
<td>7.21</td>
</tr>
<tr>
<td>POWER consumption [mW]</td>
<td>2.035</td>
<td>2.36</td>
<td>0.588</td>
</tr>
<tr>
<td>Chip area [mm²]</td>
<td>0.316</td>
<td>0.105</td>
<td>0.176</td>
</tr>
</tbody>
</table>

5 Conclusion
This paper has presented SAR ADC using switched capacitor integrator DAC. The ADC consumes 2.035mW at the sampling rate of 100kS/s. The simulated SNDR and ENOB are 53.7dB and 8.63bit. The total capacitance is 13pF. Because the proposed SAR ADC does not increase in area with increasing resolution, this ADC is advantageous for high resolution ADC design. Considering the simulated DNL, a higher resolution ADC can be designed with the same area.

Acknowledgment
This work was supported by the Brain Korea 21 PLUS Project, National Research Foundation of Korea.

References: