Frequency Correction Method of OCXO and Its Application in the Data Acquisition of Electrical Prospecting

Shao-heng CHUN, Ru-jun CHEN, Bi-wen XIANG
School of Geosciences and Info-Physics,
Central South University,
Changsha, 410083, P. R. China
E-mail: chunsh123@126.com

Abstract: - The GPS (Global Position System) timing is vulnerable to the external environment which makes the synchronous timing become unlocked easily. Based on FPGA (Field Programmable Gate Array), this paper aims to design a high precision synchronous timing by GPS disciplined oven controlled crystal oscillator (OCXO). The application of building a delay line inside FPGA to measure the time interval with resolution as 71ps and 10ps, ensuring the high accuracy of timing. The average filter is employed to suppress the random noise brought by PPS (Pulses per Second) which is used as a standard signal to correct the frequency of the OCXO, which is demonstrated to be very effective. The synchronous timing is realized simultaneously with the discipline of OCXO, which guarantees the high initial precision between LPS (Local Pulses per Second) and PPS whenever the GPS becomes unlocked. After frequency correction is completed, the timing error reaches 410 ns, 1.6 us, 2.0 us and 33.0 us after the GPS receiver is unlocked by 150 min, 6 h, 12 h, and 24 h respectively, which is more accurate than a commercial product V5-2000. Long-term measurement of timing error demonstrates that the method proposed by us can combine the advantages of GPS timing and OCXO timing, thus to solve the problem existed in the GPS timing. It not only meets the precision requirements of synchronous timing in all the distributed acquisition systems for electrical prospecting, but also can be applied in other industrial fields need high precision timing. The design is realized in one FPGA chip, which greatly reduces the quantities of peripheral elements and simplifies the complexity of the peripheral circuit, thus reduces the cost and power.

Key-Words: - GPS timing, OCXO, frequency calibration, synchronization, FPGA, electrical prospecting

1 Introduction

Electrical prospecting and electromagnetic prospecting are important branches of geophysical exploration. Because of the advantages of strong adaptability and wide variety, they are widely used in energy exploration, mineral resources exploration, underground water exploration, engineering geology and many other fields. But compared with the seismic method, which is widely used in oil & gas exploration, the traditional electrical and electromagnetic exploration methods suffered with few data acquisition channels. The number of observed data gained at a single acquisition is very small. And it does not have the effective ability of noise suppression. In order to realize large prospecting depth and higher precision exploration, the precision of data acquisition must be improved [1-4].

To solve above problem and obtain more accurate exploration data, the distributed data acquisition system must be used in the survey area [5]. For the distributed data acquisition system, the master station need to collect and analysis the data from multiple slave acquisition stations. To gain the differences of measured data among stations, the key technology is to solve the synchronous acquisition problem of the system. So the synchronous timing is very important.

With the high precision, wide coverage, fast and convenient timing service, Global Position System (GPS) is widely used all around the world [6,7]. But it is vulnerable to the external environment, which can lead to the GPS unlock easily [8]. When the GPS is unlocked, the timing error can even reach hundreds of microseconds [9]. This error obviously cannot satisfy the timing requirements of the distributed data acquisition system used for electrical exploration.

Agarwal V and Graham W P employed high speed DSP to sample the GPS signal, and used the optimal estimation algorithm to filter the noise of the sampled signal. This scheme can improve the...
2 General scheme of the high precision frequency correction and synchronous timing

Fig. 1 is the general scheme of the high precision frequency adjustment and synchronous timing.
calibration module, can work. If GPS is unlocked, these modules are not enabled and keep the current state.

PPS counting module: According to the information about the accuracy of frequency feeds back from the frequency correction and calibration module, this module sets corresponding preset of the PPS counter. The different preset can realize the different correction step.

Fig.2 is block diagram of the internal circuit in FPGA.

3 The hardware design of time interval measurement

The time interval measuring methods mainly include electronic counting method, time interval extending method, interpolating delay lines method and Vernier measuring method [17-19]. Considering the internal structure of FPGA, interpolating delay lines method is employed.

3.1 The principle of time interval measurement

Fig.3 shows the principle of time interval measuring. It is needed to measure the time interval from the rising edge of PPS to the rising edge of clk_10KHz which is the divider output from OCXO’s 10MHz base frequency. The time interval T is determined by both the coarse measuring time and the fine measuring time. The time interval T is given in Equation 1:

\[ T = (M - N)T_0 + n t_0 \]  

(1)

Where \((M-N)T_0\) is the coarse measuring time, \(nt_0\) is the fine measuring time, \(T_0\) is the system clock cycle. The delay lines are composed of delay units, so \(t_0\) is the average time for PPS signal propagating on one delay unit, \(n\) is the total numbers of delay units propagated on one delay line. Therefore, \(t_0\) determines the measuring accuracy of time interval.

Fig.3 The schematic of time interval measurement

3.2 The design of fine measuring module

The fine measuring module determines the accuracy of the measuring system. The module uses an interpolating delay line to measure the time interval. Three points must be satisfied in delay line design. Firstly, the delay line must be a straight line which makes the signal propagating path as simple
as possible. Secondly, the propagating time of the statistics and calculation of delay time. Thirdly, the overall delay time of a delay line must be larger than the period of system clock, in another words, the delay line must be long enough. Based above three points, XC6SLX9 from Xilinx is chosen as FPGA in the design [20].

There exist a lot of methods to build delay line in FPGA. Generally, counter, adder and multiplier are used commonly. Among all the methods, using special carry line units to build the delay line owns the best resolution. In this design, the chip we select contains abundant special carry line unit (CARRY4), and it is easy to use.

Fig.4 is the structure of carry line unit (CARRY4). CARRY4 mainly consists of multiplexers (MUXCY) and special XOR gates (XORCY) [21].

![CARRY4 Diagram](image)

In order to code the measuring time interval, the input setting of CARRY4 can be configured as shown in Tab.1.

<table>
<thead>
<tr>
<th>Pin</th>
<th>Configuration value</th>
</tr>
</thead>
<tbody>
<tr>
<td>CYINIT</td>
<td>0</td>
</tr>
<tr>
<td>CI</td>
<td>Carry signal</td>
</tr>
<tr>
<td>S(3:0)</td>
<td>“1111”</td>
</tr>
<tr>
<td>D(3:0)</td>
<td>“xxxx”</td>
</tr>
</tbody>
</table>

The carry signal is connected to the port CI and then propagates along the delay line. S(3:0) is used to configure the signal propagating path. When S(3:0) is equal to "1111", it indicates that the signal propagates along the path of MUXCY port 1. D(3:0) is used to configure corresponding values for MUXCY port 0. According to Fig.4, when S(3:0) is equal to “1111”, the output signal O(3:0) is only determined by S(3:0) and the carry signal. So the value of D(3:0) is not considered and it is denoted as “xxxx”. Before the carry signal arrives, all of the output signal O is 1. When carry signal propagates from low bit to high bit of the delay line, CO switches to 1 from 0 one by one. O(3:0) is complementary to the signal CO and so switches to 0 from 1one by one. Then we can get the output of O as "111... 111000... 000" where the MSB is 1 and the LSB is 0. This output can be coded conveniently.

The number of zero in the output indicates the number of delay units the carry signal having propagated before the rising edge of the system clock next to the carry signal. The number of ones is the number of delay units the carry signal which does not reach. Therefore, once the number of zero is known, the total number of delay units that the carry signal have propagated will be determined. Then the result of fine time interval can be calculated based on the number of zero.

To calculate the value of the fine time interval, it is necessary to measure the delay of each delay unit. Modesim6.5SE is employed to simulate the circuit which have finished post-route in FPGA. Through the post-route simulation, the delay of each delay unit can be simulated with high precision. In this design, the time node of output signal changing from 1 to 0 can be simulated. The simulated result is shown in Tab.2.

<table>
<thead>
<tr>
<th>PPS input time (ps)</th>
<th>300000</th>
<th>300033</th>
<th>300043</th>
<th>300115</th>
<th>300125</th>
<th>300197</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of 0</td>
<td>102</td>
<td>100</td>
<td>98</td>
<td>96</td>
<td>94</td>
<td>92</td>
</tr>
<tr>
<td>PPS input time(ps)</td>
<td>300207</td>
<td>300278</td>
<td>300288</td>
<td>300359</td>
<td>300369</td>
<td>300439</td>
</tr>
<tr>
<td>Number of 0</td>
<td>90</td>
<td>88</td>
<td>86</td>
<td>84</td>
<td>82</td>
<td>80</td>
</tr>
</tbody>
</table>

From table.2, we can find two zero changing together, and the delay time of delay line is 71ps and 10ps. Therefore, as long as the number of zero is counted, the propagated time of the PPS signal
along the delay line can be calculated with high resolution.

There is a slice unit in each CLB of Xc6slx9, and there is a CARRY4 in each slice. There are 60 slices totally in the longitudinal direction, so a 240-bit delay line can be built in the FPFA. In the design, we choose 320MHz as the system clock, so the clock cycle is 3.125ns. According to the inequality \((71 + 10) \times (240/4) = 4860\text{ps} > 3.125\text{ ns}\), building a 240-bit delay line to measure the fine time interval is enough.

As shown in Fig.5 is the schematic of the fine time interval measurement.

Fig.5 shows that PPS is the clock of the D flip-flop and the D flip-flop outputs the carry signal CI. When carry signal transmits along the delay line, the measurement data of fine time interval is generated. The data is latched when the rising edge of system clock reaches. \(Q_0\) is the output of the trigger’s lowest bit, and is divided into two signals. The two signals are inverted through NOT gate and one connects to the clear signal of D flip-flop, the other one is an enable signal which is the input of the coarse time interval measurement module. The second column trigger is used to reduce metastable condition, which ensures the data have entered stable state before the data is encoded. The delay line is made up of 240 delay units. In order to encode the output of the delay line, 8-bit priority encoder is employed and the lowest bit is assigned with the highest priority.

3.3 The design of the coarse time interval measuring module

The coarse time interval measuring module is used to measure the value of \((M-N)T_0\) shown in the formula (1). This module mainly employs counters to complete the measuring. In the design, the frequency of system clock clk is 320MHz. So if we divide the system clock to 1Hz and measure the interval time between the 1Hz signal and the PPS, a 29-bit counter must be used. This not only wastes the hardware resource but also expands the bits of the data to increase the probability of metastable state. In order to solve above problems, we use a 10KHz signal based on the system clock by 3200 division to replace the second pulse. Then a 16-bit counter can meet the requirement of the coarse time interval measuring.

But it is need to note that the PPS has random jitter as dozens of nanoseconds. The executing sequence of both the coarse time interval measuring module and the fine time interval measuring module may be disordered. In order to prevent this case occurring, the module starts to count when the rising edge of PPS have been detected. The counter is used to delay a given time to make the rising edge of the PPS locate at the middle area of a \(\text{clk}_{\text{10KHz}}\) period and then the system clock is been divided by 3200 to generate the signal \(\text{clk}_{\text{10KHz}}\).

Consider the factor that the frequency of \(\text{clk}\) and \(\text{clk}_{\text{10KHz}}\) is 320MHz and 10MHz respectively, the 16-bit counter is selected. As shown in Fig.6 is the schematic of the coarse time interval measuring module.

Fig.6 The schematic of the coarse time interval measuring circuit

From Fig.6, the enable signal enable1 is generated by the fine time interval measuring module, the enable signal enable2 is generated by the circuit shown in Fig.7. The Fig.6 shows that the 16-bit counter is always work using the system clock clk. When the enable signal enable1 and enable2 are in high level, the corresponding
triggers latch the counting value respectively. In order to prevent the latched data to be overlaid, the high level of the two enable signal can just only last one period of system clock. So the high level of clk_10KHz can also only last for one clock cycle. In order to obtain correct timing interval information, the coarse time-interval calculation module employs differential operation to the result of the counter1 and counter2. There are two situations for the differential operation in the design, the first is that the counter2 is greater than counter1, the second is that counter2 is less than counter1. The calculated value is denoted as counter. In the first case, counter = counter2-counter1, while in the second case, counter = counter2+0xffff+0x1-counter1. Because of the differential operation being used, some common-mode interference can be suppressed effectively. So the accuracy of the time interval measurement can be more improved.

As shown in Fig.7 is the generating module of the enable signal enable2. The high level of clk_10KHz just only lasts for one clock cycle. When the rising edge of PPS arrives, the D flip-flop outputs high level and keep it. Once the high level of clk_10KHz arrives, the AND gate outputs 1. Then the enable signal enable2 is set to 1 immediately. Almost at the same time, the first D flip-flop is reset by enable2. The function of the second D flip-flop is to ensure that enable2 can last one system clock. Though the FPGA processing is parallel, the design can ensure the executing sequence of the fine time interval measuring module and the coarse time interval measuring module.

4 The time converter module
The function of the time transforming module is similar to the Time to Digital Converter (TDC). It is used to transform the time information from the fine time interval measurement and the coarse time interval measurement into a time value through addition and multiplication. The frequency of clk_10KHz is 10 KHz, so the maximum time interval the coarse time interval measurement is 10^5 ns. In the design, we use 32-bit binary number to quantize the time. The LSB is equal 1ps, and the 32-bit binary number can present time range as 4.3 * 10^6 ns which meets the requirement.

In actual design, if the clock frequency is too high and the multiplier and the bits of multiplicand is too wide, metastable state is easy to appear when the multiplication is employed directly. To get correct result, shift-left operation is employed to instead of the multiplication, which makes fully use of the characteristic of FPGA.

5 The RAM caching module
The RAM memory in the RAM caching module calls the IP core BlockRAM offered by the Xilinx. In the design, the depth of its storage is 256, its bits width is 32 bits, and its data operation mode is NO_CHANGE. In the average filtering algorithm, each calculation needs to read two data of which address interval is 255, and also need to write a new data to the RAM. To meet the requirements, we need to design a RAM controller. In the design, we use the state machine to realize the RAM controller. As shown in Fig.8 is the flow chart of the state machine for RAM control.

![Fig.7 Generating module of the enable signal enable2](image)

![Fig.8 The flow chart of the FSM for RAM control](image)
locked situation, the time interval is measured once per second and the measured value is stored into the RAM. If GPS is unlocked, the measuring data will be abandoned. In the design, U-BLOX LEA-6T is chosen as the GPS oem board. UART port is used for communicating between the GPS module and FPGA. The GPS lock detecting module is used to detect the receiving data from UART port. When GPS locks, the flag signal is set to 1. Once GPS unlocks, the flag signal is set to 0.

When the state machine starts working, it will enter into the reading state firstly through set the RAM enabling signal ena and reset the writing enabling signal wea. In reading state, the initial address need to be saved and then the address will be assigned to the RAM to read the corresponding data. The way reading the second data is similar to the first data but for the address. The address is the initial address plus 255. In order to read data by the frequency correction and calibration module correctly, a flag signal is set after reading a data and the high level of the flag signal can just only last one system clock. For the reading operation, if the two data addresses read in first time are 0 and 255 respectively, then the data addresses read in second time are 1 and 0 and the data addresses read in third time are 2 and 1. Then the rule is followed. After the reading state, the machine enters into the writing state. The initial address previously saved is assigned to the writing address. And then the machine will enter into the integration state. In this state, the initial address adds 1 and the new address is regard as the initial address for the next operation. And the clock state of the RAM is reset to 0, both the ena and wea are reset to 0. Then the machine finally returns to the idle state and waits for the next operation.

6 The frequency correction
6.1 The principle of the frequency correction
Whenever GPS is unlocked, the system can automatically switch to the locale pulse per second (LPS) to replace the PPS for right work. So it requires that LPS and PPS keep high synchronous precision all the time. To meet the requirement, the system needs to satisfy two points. The first one is the frequency of OXCO needs to be corrected accurately, the second is LPS and PPS has a high initial synchronization precision. The frequency correction can decrease the deviation between the actual measuring frequency and standard frequency to a certain range. In another word, we can gain higher frequency accuracy of OXCO through the frequency correction. Eq.2 is the calculating method of the frequency accuracy.

\[ A = \frac{f_i - f_0}{f_0} \]  

Where \( f_i \) is the actual frequency, \( f_0 \) is the standard frequency.

There are three methods for frequency accuracy measuring, the measuring frequency method, the measuring period method and the measuring phase method. Among the three methods, the measuring period method is the most widely used and most easily to implement. And so the measuring period method is employed in the design. As shown in Fig.9 is the schematic of the measuring period method.

\[ T_1 \]  and \[ T_2 \] indicate respectively the two interval time between the measured signal and the standard signal. As a result, the frequency accuracy can be written as the following format.

\[ A = \frac{T_2 - T_1}{T} \]  

6.2 The design of the filtering algorithm
There are two main noises affect the frequency accuracy. One is the frequency drift of OXCO and it is denoted as \( Q_0 \). The other one is the noise brought by PPS and it is denoted as \( Q_1 \). Then the measuring value of the time interval can be expressed by Eq.4.

\[ X = Q_0 + Q_1 \]  

The average filtering algorithm is employed to suppress the noise. Eq.5 is the formula of the average filtering algorithm.

\[ Y(i) = \frac{1}{M} \sum_{j=0}^{M-1} X(i + j) \]  

Where \( M \) is the moving window, \( X(j) \) is the measuring time interval, \( Y(i) \) is the average value for \( M \) points. Because the PPS’s period is 1s, \( T \) is equal to \( 10^{12} \) ps. Considering Eq.3 and Eq.5, the frequency accuracy \( A \) can be written as Eq.6.
\[
A = \frac{Y(n) - Y(n-1)}{T} = \frac{1}{T} \left( \frac{1}{M} \sum_{j=0}^{M-1} X(n+j) - \frac{1}{M} \sum_{j=0}^{M-1} X(n-1+j) \right) = \frac{1}{M * 10^{12}} (X(n-1+M) - X(n-1)) \tag{6}
\]

Considering Eq.4 and Eq.6, the frequency accuracy \(A\) can be written as Eq.7.

\[
A = \frac{1}{M * 10^{12}} (Q(n-1+M) - Q(n-1)) + \frac{1}{M * 10^{12}} (Q(n-1+M) - Q(n-1)) \tag{7}
\]

As known from Eq.7, the two kinds of noise are reduced to \(1/M\) relatively to the original noise through the average filtering algorithm. The practical verification shows that the filtering algorithm can suppress the noise effectively.

7 The frequency correction method and synchronous outputting module

7.1 The frequency correction method to the OCXO

To correct the OCXO precisely, it is need to be considered that the voltage-controlled sensitivity of OCXO and the resolution of the DA converter. In the design, PTOC32245 is selected as the OCXO. The standard outputting frequency of PTOC32245 is 10MHz and the frequency accuracy of the OCXO is from -1000ppb to 1000ppb. So the range of correcting frequency is from -10Hz to 10Hz. The output frequency of OCXO varies with the voltage loaded on the OCXO’s control port. The OCXO’s output frequency is proportional to control voltage. The range of OCXO’s control voltage is 0–5V. According to the linearity of the OCXO’s control voltage, we can estimate the control voltage sensitivity as 20 Hz / 5 V = 4 Hz/V. The DAC in the design is 16-bit, so the minimum resolution of the correcting frequency is \(3.05*10^{-4}\) Hz and the minimum resolution of the frequency accuracy is \(3.05*10^{-11}\). That can satisfy the requirement of frequency correction.

In actual design, the measured frequency accuracy is used as the criterion to correct the frequency of OCXO. To prevent the frequency being corrected overflow, fixed step method is employed. There are totally 5 steps for the frequency correction and each step has different correcting cycle and step length. As shown in Tab.3 is the correcting parameters in different stage. x is presented as hexadecimal.

<table>
<thead>
<tr>
<th>The range of (A)</th>
<th>The step length</th>
<th>Correcting cycle</th>
<th>The flag of frequency corrected</th>
</tr>
</thead>
<tbody>
<tr>
<td>(A&lt;10^{-10})</td>
<td>(x&quot;01)&quot;</td>
<td>360s</td>
<td>1</td>
</tr>
<tr>
<td>(10^{-10} \leq A &lt; 10^{-9})</td>
<td>(x&quot;03)&quot;</td>
<td>100s</td>
<td>0</td>
</tr>
<tr>
<td>(10^{-9} \leq A &lt; 10^{-8})</td>
<td>(x&quot;11)&quot;</td>
<td>60s</td>
<td>0</td>
</tr>
<tr>
<td>(10^{-8} \leq A &lt; 10^{-7})</td>
<td>(x&quot;3f)&quot;</td>
<td>50s</td>
<td>0</td>
</tr>
<tr>
<td>(A \geq 10^{-7})</td>
<td>(x&quot;b1)&quot;</td>
<td>40s</td>
<td>0</td>
</tr>
</tbody>
</table>

Tab.3 The correcting parameters in different stage

To avoid division, Eq.6 can be written to Eq.9. And \(A_0\) is regard as the new frequency accuracy instead of \(A\).

\[
A_0 = AM * 10^{-12} = X(n-1+M) - X(n-1) = A_0 \tag{8}
\]

According to Eq.8, the system just only compares the two data reading from RAM in correcting frequency every time. Based on the actual filtering effect and the efficiency of the frequency correction, the length of moving window is chosen to 255. This is also the reason why the depth of the RAM memory is configured to 256. As shown in Tab.4 is the new corresponding parameters in different stage. Either the control voltage of OCXO rise or fall, the output frequency is not into stable state immediately and it also need time to estimate the sync error between PPS and LPS at given accuracy. It needs a period time. The frequency accuracy is higher, the more time is needed. So each correcting step must have different correcting period. In the design, the PPS counting module computes the sync error between PPS and LPS to determine the corresponding correcting speed. When the frequency accuracy \(A_0\) is less than \(10^{-10}\), the module would be think that the frequency correction of the OCXO has been completed.

<table>
<thead>
<tr>
<th>The range of (A_0)</th>
<th>The step length</th>
<th>Correcting cycle</th>
<th>The flag of frequency corrected</th>
</tr>
</thead>
<tbody>
<tr>
<td>(A_0 &lt; x&quot;0000_639c&quot;)</td>
<td>(x&quot;01)&quot;</td>
<td>360s</td>
<td>1</td>
</tr>
<tr>
<td>(x&quot;0000_639c&quot; \leq A_0 &lt; x&quot;0003_4e18&quot;)</td>
<td>(x&quot;03)&quot;</td>
<td>100s</td>
<td>0</td>
</tr>
</tbody>
</table>

Tab.4 The new correcting parameters in different stage
When the system is powered on, every module is reset. After the reset, the system writes a 16-bit data data_ctr to DA converter through the SPI bus. The DA converter converts the data to the corresponding analog voltage and output the voltage to the OCXO’s control port. During the frequency correction, the frequency correction and calibration module reads the two data \( x(n) \) and \( x(n-1+M) \) from the RAM firstly. Then the two data would be compared. After that the frequency accuracy \( A_o \) can be calculated directly. If \( x(n) \) is greater than \( x(n-1+M) \), the current frequency of OCXO is higher. Then the module chooses the corresponding correction step and frequency based on the value of \( A_o \). The data data_ctr will minus the step and is written to the DA converter through the SPI bus. The correction frequency is controlled by the PPS counting module. After the frequency correction and calibration module calculates the frequency accuracy \( A_o \) of the OCXO, it will feedback correcting cycle to PPS counting module. When the correcting cycle has been elapsed, the module can generate a signal to trigger the frequency correction and calibration module. After the module is triggered, the two data \( x(n) \) and \( x(n-1+M) \) will be read and the frequency accuracy \( A_o \) can be recalculate again. Based on the value of \( A_o \), the correction step and frequency would be chosen again and all processes would be repeated.

According to the design of the algorithm, the OCXO’s frequency will be continued to be corrected until the \( A_o \) is less than \( 10^{-10} \). When \( A_o \) is less than \( 10^{-10} \), the system will keep the current state 6 minutes. After 6 minutes, \( A_o \) will be recalculated and the frequency can be corrected again.

It needs to note that when the GPS is locked, the two data stored in RAM are output per second under the RAM controller. But the frequency correction and calibration module does not read the two data, only reads the two data when the module is triggered by PPS counting module. If \( x(n) \) is less than \( x(n-1+M) \), the current frequency of OCXO is lower. Then all steps about the frequency correction are similar to the above solution except that the data data_ctr plus the step instead of minus.

About the initial value of the data data_ctr, it is set less than half of \( x"FFFF" \) slightly. When the system is powered on, all of the RAM data are 0 and is written by a data per second. So it needs about 256s to be written full. During the period of 256s, the first reading data always is 0. Then the system automatically judges that the frequency accuracy \( A_o \) is more than \( 10^{-7} \) and the step is \( x"b1" \), so the data data_ctr written to ADC will always add the corresponding step. Because OCXO is the most stable when the control voltage is near the middle voltage, the initial value of dataCtr is chosen as a data less than half of 0x "FFFF" slightly. The data data_ctr adds the step 0x"b1" every 30s, so data_ctr will add \( x"b1" \) eight times. In the actual design, by combining with actual situation, the initial value of data_ctr is set to \( x"7eff" \).

Based on long-term test, it needs about 45 minutes from the system powering on to finishing the frequency correction, which includes the 15min heating time of the OCXO. Once the frequency correction is finished, the frequency is corrected again after unlock spending about 200s. The Tab.5 shows the time needed by frequency correction again after the GPS unlocking different duration.

<table>
<thead>
<tr>
<th>The time of GPS unlock</th>
<th>The time of correcting frequency again</th>
</tr>
</thead>
<tbody>
<tr>
<td>1h</td>
<td>15min</td>
</tr>
<tr>
<td>2h</td>
<td>16min</td>
</tr>
<tr>
<td>4h</td>
<td>14min</td>
</tr>
<tr>
<td>8h</td>
<td>15min</td>
</tr>
<tr>
<td>12h</td>
<td>16min</td>
</tr>
<tr>
<td>16h</td>
<td>18min</td>
</tr>
<tr>
<td>20h</td>
<td>16min</td>
</tr>
<tr>
<td>24h</td>
<td>17min</td>
</tr>
</tbody>
</table>

As shown in Tab.5, once the frequency correction has finished, the time of correcting frequency again is almost equal when GPS locks, no matter the GPS unlocks 1h or 24h. This indicates that when GPS is unlock, the data previously stored in the Block RAM is still valid. And it also confirms that the noise brought by PPS signal is random noise and the noise will not accumulate with long-running.

### 7.2 Synchronous outputting module

In order to satisfy the requirement that LPS and PPS has a high synchronous precision all the time, it is employed that a scheme which can correct the synchronization error every time when the frequency correction finishes. As shown in Fig.10 is the block diagram of the synchronous outputting module.
The signal freq_lock is generated by the frequency correction and calibration module. When \( A_0 \) is less than \( 10^{-10} \), it indicates that the frequency correction has been completed. Then the signal freq_lock is set and the high level of freq_lock just lasts a period of system clock. The 1-bit counter is triggered by the high level of freq_lock. The counter is not work immediately, but wait for 5min before starting count. The 5min is the time that the OCXO’s output frequency becomes stable. When it is powered on, the system is reset and the signal enable1 and enable2 are reset. The counter employs a 1-bit variable to count. When the variable equals to 1, enable1 is set to 1. The signal enable2 is generated by invert the signal enable1, so enable2 is set to 0. When the variable is equal to 0, enable1 is set to 0 and enable2 is set to 1. And the system will repeat above procedure again and again.

When enable1 is 0, the first line, which consists of a D flip-flop and a frequency dividing module, is reset, and the second line is enabled. On the contrary, when enable1 is 1, the first line is enabled and the second is reset. In the first line, the D flip-flop is enabled under enable1 equal to 1. After the rising edge of PPS reaching, the D flip-flop output high level to enable the frequency dividing module. The module begins to dividing the system clock to generate LPS when the rising edge of the system clock next PPS is reaching. This scheme can ensure the synchronous precision reach 2.5ns at least in the beginning time between PPS and LPS. LPS is set to 1 firstly and the high level last 0.1s which is similar to PPS.

The function of the second channel is same to the first one. Which channel’s signal is selected as output is determined by the first multiplexer. When enable1 is 1, the first channel signal LPS1 is output. When enable1 is 0, the second channel signal LPS2 is output. The second multiplexer’s output is determined by the GPS locking signal. When the locking signal is 1, PPS is the output. And when the signal is 0, LPS3 is the output.

Whenever the frequency correction has been completed, the module corrects the synchronization between the LPS and PPS, which ensures that the LPS can replace of PPS to work when GPS is unlocked in any of time.

### 8 The effect of PPS and OCXO sync

As shown in Fig.11 is the debugging diagram of the prototype. From Fig.11, we can find that the peripheral circuit is very simple.

![Fig.11 The debugging diagram of prototype for GPS and OCXO timing](image)

In Fig.12, data_temp is a 32-bit value of time interval and data_in_temp1 is another value which’s address difference is 255 from data_temp. Data_in_temp2 is the differential value of both above. The differential value is x"0000_49b7" less than x"0000_639c", so it indicates that the
frequency accuracy achieve the required range and the frequency correction has completed.

The sampling rate of distributed acquisition systems of Induced Polarization method (IP), Magnetotelluric method (MT) and Audio Magnetotelluric method (AMT) are 64Hz, 2.4KHz, 24KHz respectively, which is researched by a Central South University in China. The synchronous precision is commonly 100 times to sampling rate. So the synchronous precision of IP, MT and AMT are respectively 156.25 us, 4166 ns and 416 ns. As shown in Fig.13 are the different synchronous precision in every three hours under GPS locking.

Fig.13 The synchronous comparison at different times (GPS lock)

From these figures, the synchronous precision between the local second pulse and PPS is always remained at about 50ns. Considering the dozens of nanoseconds random jitter of the PPS, the synchronous precision designed in the paper can achieve 30ns under GPS locking, or even higher. The longer the running time is, the better the synchronous precision will be gained. So whether adopt the local second pulse or PPS to give timing synchronously to the distributed acquisition system, the synchronous precision of them can meet the timing requirement of all distributed acquisition systems for electrical prospecting.

Fig.14 shows the different synchronous precisions for the GPS unlocked in different time after frequency correction finished once. Fig.14.1 is the synchronous precision diagram when the GPS antenna disconnected in the beginning. Fig.14.2 is the synchronous precision diagram in the case of the OCXO has drifted 410ns.
tunnel or underground environment where GPS entirely unlock.

The Fig.16 shows the time interval and the gradient of the interval time in different time and in different temperature.

Fig.16.1 and Fig.16.2 are respectively the time interval and the gradient of the time interval in different time and in different temperature. As known from the two figures, the OCXO frequency accuracy is high when the GPS antenna is disconnected in the beginning. There is not accumulative error in this time and LPS can replace PPS to work well. When the OCXO has worked 12h, the changes of the accumulative error and temperature have obvious impact on the frequency accuracy.

9 Conclusion
This paper has researched that how to correct frequency accuracy and improve the synchronous precision in the OCXO and GPS timing. All the program of synchronous timing is completed in a
FPGA. Based on the long-term test, the solution can well combine the advantages of GPS timing and OCXO timing, and so to overcome the disadvantages of GPS timing. This scheme can correct the frequency accuracy of OCXO to reach $10^{-10}$, and the accuracy is about dozens of picoseconds. So the frequency accuracy is high. In order to ensure the synchronous precision in any time, when the frequency correction is finished in every time, the synchronous outputting module corrects the synchronization between the PPS and LPS. The moving average filtering algorithm employed in the design can suppress random noise brought by PPS effectively. After frequency correction is completed, the synchronous precision can even reach 410ns, 1.6us, 2us and 33us respectively for the GPS unlock up to 150min, 6h, 12h, and 24h. The solution is not only meets the synchronous timing requirements of all the distributed acquisition systems for electrical prospecting, but also can be applied in the other industry field which also have high requirement for synchronous precision. The high synchronous precision can still be kept after the system working for a long time. At the same time, all modules are designed in one FPGA which simplifies the peripheral circuit furthest, so this scheme reduces the cost and power obviously.

Reference


