Design of 4-Bit Reversible Shift Registers

A.V.ANANTHALAKSHMI, G.F.SUDHA Department of Electronics and Communication Engineering Pondicherry Engineering College Puducherry INDIA anantha av@pec.edu http://www.pec.edu

Abstract: - In recent years, Reversible logic has emerged as a major area of research due to its ability to reduce the power dissipation which is the main requirement in the low power digital circuit design. It has wide applications like low power CMOS design, Nano-technology, Digital signal processing, Communication, DNA computing and Optical computing. In this paper, we have proposed a new 4x4 reversible gate and it is being used t o realize t he D-latch a nd D -flip-flop i n t he r eversible dom ain. T he t ransistor r epresentation of t he proposed reversible D-flip-flop is implemented using adiabatic logic. Also a 4-bit reversible SISO, SIPO, PISO and PIPO shift registers has been designed using the proposed reversible d-flip-flop. Proposed circuits have been simulated using Modelsim and synthesized using Xilinx Virtex5vlx30tff665-3.

Key-Words: - Reversible D-Latch, Reversible D-Flip-Flop, Reversible Shift Registers, FPGA.

1 Introduction

Reduction of the power dissipation remains as an important goal in the VLSI circuit design for many years.. C onventionally d igital ci rcuits h ave b een implemented using the basic logic gates which were irreversible i n n ature. T hese i rreversible g ates produce energy loss due to the information bits lost during t he op eration. I nformation l oss o ccurs because total number of output signals generated is less than total num ber of i nput s ignals a pplied. Thus, conventional c ombinational lo gic circuits dissipate heat for every bit of information that is lost during their operation. In 1961, R.Landauer, proved that a single b it o f information l oss d issipates KTlni2 joules of energy where K is the Boltzmann's constant and T is the temperature at which the computation is performed. In 1973, Bennett showed that in order to avoid energy loss it is necessary that all t he c omputations ha ve t o be pe rformed i n a reversible way [2]. Thus to avoid power dissipation, circuits m ust b e constructed f rom r eversible l ogic gates. Thus every future t echnology h as to use reversible gates in order to reduce power dissipation. Perkowski et .al.'s s tates [3] " every future technology will have to use reversible gates in order to reduce power" This has led many people to pursue research in the area of reversible logic. A circuit is said to be reversible if the input vector can be uniquely recovered from the output vector and if there is a one - to -one correspondence between its input a nd out put a ssignment. A r eversible c ircuit maps each input vector, into a unique output vector and vice versa. Thus reversible logic has application in v arious research a reas su ch as d igital signal processing, quantum computing, low power CMOS design, c ommunication, bi oinformatics a nd nanotechnology-based sy stems [4]. A r eversible logic c ircuit s hould be d esigned us ing m inimum number of r eversible l ogic g ates, w ith m inimum number of g arbage out puts a nd w ith m inimum number of constant inputs [5-7]. The output which cannot be u sed further for c omputation process is known as garbage output. The input that is added to an n xk f unction t o m ake i t r eversible i s c alled constant input [8]. The quantum cost of a reversible or quantum circuit is defined as the number of 1×1 or 2×2 g ates u sed to i mplement t he circuit. The major o bjective of a r eversible logic d esign i s t o minimize t he qua ntum c ost a nd t he num ber of garbage outputs [9]. Hence, one of the major issues in reversible circuit design is garbage minimization to m inimise the pow er d issipation. A nother significant criterion in designing a reversible logic circuit is to minimize the number of reversible gates used [10]. It has been shown that both the combinational as well as the sequential circuits can be designed u sing r eversible l ogic g ates. H owever the d esign of sequential c ircuits is more complex than that of a combinational circuit. In this paper we are presenting a n ew 4 x4 r eversible logic gate and the realization of r eversible D -latch and r eversible D-flip-flop using the proposed gate. The transistor representation of the proposed c ircuit is be tter in terms of transistor count. The proposed work is then

A. V. Ananthalakshmi, G. F. Sudha

compared w ith t he ex isting r eversible seq uential circuits. Also, a 4-bit reversible Serial in Serial out, 4-bit R eversible S erial in P arallel o ut, 4 -bit Reversible Parallel in Serial out and a 4-bit Reversible Parallel in Parallel out shift registers are designed using t he pr oposed D -flip-flop. A ll t he proposed circuits h ave b een implemented u sing VHDL and simulated using Modelsim. The paper is organized as follows: S ection 2 i s an ov erview of the reversible gates. Section 3 deals with the survey of the existing work. Section 4 represents the design of t he p roposed r eversible g ate. S ection 5 represents t he transistor i mplementation o f the proposed gate using adiabatic logic. Section 6 describes the proposed design of a D-Latch and a Dflip-flop. S ection 7 de scribes the de sign of a ll the four t ypes of 4 -bit r eversible sh ift r egister. Simulation results of t he proposed de sign are presented in section 9 and conclusions are contained in section 10.

2 Reversible Logic Gates

Some of t he i mportant reversible l ogic g ates ar e Feynman gate, RR gate, and SG gate. Brief introduction of these gates are as shown in Table 1.

|--|

SI.No	Gate	Block Diagram	Function	
1.	Feynman	PFGate	$\mathbf{P} = \mathbf{A}$	
		BQ	Q = A⊕B	
2.	RR	P-B	$\mathbf{P} = \mathbf{B}$	
		C RR GATE R=B'C+ED⊕A	Q = BC+BD	
		D S=C⊕b	$R = B'C + BD \bigoplus A$	
			$S = C \bigoplus D$	
3.	SG	A A	P=A	
		в sgАв	в SG А'ВФ АС Ф D	$Q = A'B \bigoplus C$
			$R = A'B \bigoplus AC \bigoplus D$	
			$R = AB \bigoplus A' C \bigoplus D$	
4.	Toffoli	A P	$\mathbf{P} = \mathbf{A}$	
		C Tofolli Gate R	Q = B	
			$R = AB \bigoplus C$	

5.	Fredkin	A	Р	$\mathbf{P} = \mathbf{A}$
		B_Fredkin Gate	Q R	Q = A'B + AC
				R = AB + A'C

3 Literature Survey

H.Thapliyal, M .B.Srinivas a nd M ark Zwolinski [11]proposed a r eversible D -flip-flop us ing N ew gate and Feynman gate. The drawback of this work is that it requires more number of reversible gates and pr oduces m ore num ber of g arage out puts. A s the number of reversible gates required is more, it also increases the quantum c ost of their flip-flop. H.Thapliyal a nd M .B.Srinivas [12] pr oposed a reversible D -latch us ing t wo F redkin g ates. The drawback of t heir w ork i s t he qua ntum c ost t o realize a r eversible D-latch with both the outputs Q and Q' is 1 0. However, t o realize a reversible master-slave D -flip-flop 5 F redkin g ates ar e u sed which i ncreases t he q uantum co st. Rice $\begin{bmatrix} 1 & 3 \end{bmatrix}$ proposed a reversible S R l atch and all t he o ther latches w ere d esigned as t he s ub-units f rom reversible R S l atch as a p art of m aster-slave f lipflops. T hapliyal a nd V inod [14] pr oposed t he designs o fr eversible l atches an d f lip f lops. T he proposed designs were shown to be better than the designs p resented i n R ice [13] i n t erms o f t he number of reversible gates and garbage outputs. The quantum cost of the reversible D-latch proposed by Thapliyal and V inod is 10. H.Thapliyal a nd N. Ranganathan [15] proposed a n egative en abled reversible D - Latch us ing F redkin g ate. The advantage of this work is that it does not require the inversion of CLK pulse to realize the master-slave D-flip-flop. To realize both the outputs Q and Q', it requires 1 Fredkin g ate and 2 F eynman g ates and the quantum cost of their implementation is 7. The transistor i mplementation is n ot ad dressed i n t his work. Md. Selim Al Mamun, Indrani Mandal, Md. Hasanuzzaman [16] p roposed a r eversible D -latch using MG-1 gate. In this work the number of XOR operations involved in realizing a M G-1 g ate is more w hich will in crease the tr ansistor c ount. S.Ranjith, T.Ravi and E.L ogashanmugam [17] proposed a r eversible R R g ate us ing w hich a reversible D -Flip-flop has be en realized. T he drawback of their work is that to realize a master slave f lip-flop an a dditional r eversible g ate i s required to p roduce the complement of the c lock signal and further to realize the flip-flop with both the outputs Q and Q' one more reversible gate is in need to produce Q'. Thus, the number of reversible gates r equired is more which i n addition w ill increase t he t ransistor co unt. P rashant R . Y elekar and P rof. S ujata S . C hiwande [18] proposed a reversible D-Latch and T -flip-flop using SG gate. Again in this work to implement a master-slave Dflip flop an additional reversible gate is required to complement the clock pulse and also the number of XOR operations in volved in realizing a SG gate is more which will increase the transistor count. To minimize the transistor c ount, we have proposed a new reversible gate which is a modified form of the reversible R R g ate w hich can b e u sed f or t he realization D -Latch an d D -flip-flop with 1 ess number of transistor count.

4 Proposed Work

4.1 Proposed Reversible gate AS

The logic diagram of the proposed reversible gate AS is as shown in figure. The proposed reversible gate A S i s a 4 x4 r eversible g ate w ith inputs(A,B,C,D) and with outputs A', AB + A'C, D \oplus (AB + A'C) and B \oplus C.

А		P = A'
в	-	Q = A B + A' C
с	AS	R = D⊕(AB +A'C)
D		S = B⊕C

Fig.1 Proposed 4x4 AS Reversible Gate.

The truth t able f or t he c orresponding ga te is a s shown in Table 2.

	Table 2. Truth Table of AS Reversible Gate							
A	В	С	D	Р	Q	R	S	
0	0	0	0	1	0	0	0	
0	0	0	1	1	0	1	0	
0	0	1	0	1	1	1	1	
0	0	1	1	1	1	0	1	

Α.	V.	Ananthalakshmi,	G.	F.	Sudha
----	----	-----------------	----	----	-------

0	1	0	0	1	0	0	1	
0	1	0	1	1	0	1	1	
0	1	1	0	1	1	1	0	
0	1	1	1	1	1	0	0	
1	0	0	0	0	0	0	0	
1	0	0	1	0	0	1	0	
1	0	1	0	0	1	1	1	
1	0	1	1	0	1	0	1	
1	1	0	0	0	0	0	1	
1	1	0	1	0	0	1	1	
1	1	1	0	0	1	1	0	
1	1	1	1	0	1	0	0	

A cl oser l ook at the Truth T able r eveals that the input pattern c orresponding t o a s pecific ou tput pattern c an be un iquely de termined a nd t hereby maintaining th at t here is a o ne-to-one correspondence be tween the input v ector a nd the output v ector. In this gate the input v ector is given by IV=(A,B,C,D) a nd t he c orresponding out put vector i s O V=(P,Q,R,S). The quantum c ost of the proposed reversible gate AS is 6. The quantum cost represents the number of 1x1 and 2x2 primitive gates u sed i n the r ealization o f the proposed reversible gate AS.

4.1.1 Realization of the Classical Operations using the Proposed Reversible Gate AS

The p roposed r eversible gate A S can i mplement OR, AND, XOR, NOT and COPY operation. Also since A ND, O R a nd N OT ope ration c an be implemented j ustifies t he aforesaid because an y boolean function can be materialized in product – of – sum or sum – of – products form. Also the COPY operation is an important operation which c an be realized using the proposed reversible gate AS.

0		P = 1
в		Q = C
C D	AS	R = D⊕C S = B⊕C

Fig. 2 Reversible Gate AS implementing reversible XOR and COPY operation.

А		P = A'
1		Q = A+C
с	AS	R = D⊕(A+C)
D		S = C'

Fig. 3 Reversible Gate AS implementing reversible OR, NOT and XOR operation.



Fig. 4 Reversible Gate AS implementing reversible AND, NOT and COPY operation.

5 Transistor Implementation of the Proposed Reversible Gate using Adiabatic Method

Conventional C MOS l ogic ci rcuits o perate a t a constant v oltage V dd a nd t he a mount of e nergy dissipated per transition due t o pu ll-up a nd pu lldown is $CVdd^2/2$. (1) Energy is used only once in CMOS logic circuits. Whereas adiabatic l ogic ci rcuits are p owered b y a power c lock pul se and t he a mount of e nergy per transition over the time period T is i²(t) R T,---- (2)

where i(t) – current through the capacitor, C. From a n R C c ircuit, t he c urrent through t he capacitor can be expressed as i(t) = C dv/dt. Let the

input signal v(t) makes a transition from logic 0 to Vdd over the time T. Thus, $i^2(t) = C^2 V dd^2 / T^2$

Thus, the a mount of e nergy pert ransition is RC^2Vdd^2/T . In CMOS logic circuits, the amount of energy dissipated depends only on C and Vdd while in a diabatic c ircuits it d epends on the s ize of transistor as well as on the time T. To dissipate less energy T > 2RC in adiabatic circuits. Thus, adiabatic circuits are low power circuits which use reversible logic to conserve energy.

Adiabatic l ogic families can b e implemented either u sing ef ficient charge r ecovery l ogic (ECRL)or b y positive f eedback ad iabatic logic(PFAL). ECRL implements the logic function with less n umber of transistors when compared to PFAL t echnique. P FAL t echnique implements t he function with less power dissipation at the expense of transistor count. In both the techniques, the input signal must be phase shifted by 90° with respect to the p ower c lock. I n ad iabatic sy stems, m ore t han one power clock is required. We have proposed the transistor r epresentation of t he proposed g ate A S using ECRL technique. In our work, four phases of power clock is used to achieve the synchronization and the input signal is phase shifted by 90° with respect to the power clock.



Fig. 5 Transistor Representation of Proposed Reversible Gate AS.

The transistor representation of proposed reversible gate AS is shown in figure 5. When the input a is 0 and a' is 1, the transistor M15 conducts and pull down the node a to 0. T hus, the node a represents the function pbar. Since node a is 0, t he transistor M12 conducts and the node abar follows the signal clock CLK4 which represents the function p. Thus, the transistors M12, M13, M14 and M15 represent an inverter. The transistors M3, M4, M5 and M6 represent the function ab + a'c i.e the function q. While t he t ransistors M 7, M 8, M 9 and M 10 represent t he f unction (ab + a'c)'i.e qba r. The transistors M1 8, M 19 a nd M20 r epresent the function dqbar + d'q i.e the function s. While the transistors M2 1, M2 2 and M23 r epresent the function dq + d'qbar i.e sbar. The transistors M31, M32 and M33 represent the function bc' + b'c i.e the function r. While the transistors M34, M35 and M36 represent its complement i.e bc + b'c'. Thus, a total of 30 transistors are required to implement the reversible gate AS. Adiabatic logic introduces more number of transistors but it produces both the signal and its complement. The average power consumed by the c ircuit at a frequency of 10M Hz is 72m W with an operating voltage of 2V.

6 Proposed Design of Reversible D-Latch and Reversible D-Flip-Flop

6.1 Proposed Reversible D-Latch

To m inimise t he t ransistor co unt, w e h ave implemented a r eversible D-Latch using the proposed reversible g ate A S. The s ymbolic representation of t he p roposed r eversible D -Latch with the un-complemented output is shown in figure 6.



Fig. 6 Symbolic Representation of Proposed Reversible D-Latch with the output Q Using Reversible Gate AS.

From reversible gate AS, when D is 0, A = Clk, B = D(Data Input), and C = Q(Previous O utput) P = Clk', R = Q, S = D XOR Q and Q = ClkD + Clk'Q which represents t he Boolean E xpression of D - Latch. The output P = Clk' can be used to realize the master-slave D-flip-flop and S = D XOR Q represent the g arbage out put. Thus, t he p roposed Reversible D-Latch r equires 1 r eversible gate. The circuit accepts1 constant input and produces one garbage out put which is a n opt imized c ircuit. The number of transistors required t o i mplement t he proposed circuit is 30.

The s ymbolic r epresentation of the p roposed reversible D-Latch with both un-complemented and complemented outputs is shown in figure 7.





To realize both the outputs Q and Q', two reversible gates ar e required. To p roduce t he complemented value of the signal Q, F eynman gate is used. The circuit accepts two constant inputs and produces one garbage output. The number of transistors required to realize the proposed reversible gate3 is 30 and to realize t he F eynman gate ei ght t ransistors a re required. Thus, a total of 38 transistors are required to re alize the r eversible D-Latch w ith bo th the outputs Q and Q'. Table 3 shows t he num ber of gates required to realize the reversible D-Latch with both Q and Q' u sing R eversible G ate A S an d Feynman gate. The r eversible D-latch in [17] is a p artially reversible d esign that u ses c omplimentary p ass transistor logic, which is an acceptable approach

SI.No	Number of G ato Require	r Quantum es Cost ed	Number of Transistors Required	Number of garbage outputs produced
1.Existir Work[12	ng 2 2]	10	Not given	1
2.Existir Work[14	ng 2 4]	10	Not given	2
3.Existir Work[15	ng 2 5]	7	Not given	2
5Existi Work[16	ng 1 6]	10	Not given	1
6Existi Work[17	ng 2 7]	Not given	30 (uses convention al C MOS inverters)	1
7Existi Work[18	ng 2 8]	Not given	28 (using non- adiabatic)	1
8. Propo Work	osed 2	6	38 (using adiabatic logic)	2

Table 3. N umber of g ates r equired t o realize the Reversible D-Latch with both the outputs Q and Q'.

(although t hey do us e conventional inverters a t points). The circuits i n [18] u se D eVos p ass transistor l ogic (but a re not still c ompletely adiabatic). F rom table 3, it is inferred that th e number of transistors required to implement the D-latch[18] with both the outputs Q and Q' using non-adiabatic logic is 2 8. H owever, i f t he sam e i s implemented us ing adiabatic logic, the number of transistors r equired is 4 4 w hich i s m ore w hen compared with our proposed work.

6.2 Proposed D-Flip-Flop

The symbolic representation of the master-slave D-flip-flop with both the outputs Q and Q' is shown in figure 8.



Fig. 8 Symbolic Representation of Proposed Reversible D-Flip-Flop with both the outputs Q and Q' Using Reversible Gate AS and Feynman Gate.

Thus two reversible Gates AS are required to realize the master-slave D-flip-Flop. One Feynman gate is used to produce the true and the complement value of t he signal Q. The c incuit ope ration is s traight forward. The first reversible gate AS functions as master. The second reversible gate AS functions as slave. Master is activated when the clock makes a transition from low to high and slave gets activated when the clock goes from high to low. When the Clock pul se makes a transition from low to high, master passes the D value to the signal Q on the first gate AS. The output produced by the master is given as the data input to the slave. S ince the slave is triggered by the signal clk', when clock goes from 0 to 1, the slave retains the previous value. When the clock makes a t ransition from high to low, master retains the previous value while the slave passes the data passed by the master to the signal Q on the signal Q of t he second r eversible g ate A S. O ne input f or t he F eynman gate i s Q and t he s econd input is 1. Thus it produces a copy of the signal Q and i ts c omplement Q'. T he ou tput P f rom t he second reversible gate AS can be used to realize the shift register. However, the output S from both the reversible gates AS is unused and hence the number of g arbage o utputs i s 2. The ci rcuit ac cepts t hree constant inputs. The symbolic representation of the reversible D-Flip-Flop is as shown in figure 9.



Fig. 9 Symbolic Representation of Proposed Reversible D-Flip-Flop with both the outputs Q and Q' Using Reversible Gate AS and Feynman Gate. Table 4 shows t he num ber of g ates r equired t o implement the proposed Reversible D-Flip-Flop.

Table 4. Number of gates required to implement the
proposed Reversible D-Flip-Flop.

SI.No	Number of Gates Required	Number o f Transistors Required	Number of garbage outputs produced
1.Existing Work[18]	4	48(using non- adiabatic logic)	2
2.Proposed Work	d 3	68 (using adiabatic logic)	2

From t able 4, it is i nferred with r espect to the existing work[18] the number of transistors required to r ealize t he r eversible D -Flip-flop us ing S ayem Gate is 80 i.e., using a diabatic logic which is more when c ompared with the pr oposed r eversible D - Flip-Flop us ing m odified RR g ate. H owever, the number of g arbage out puts pr oduced r emains t he same in both the existing and the proposed work.

7 Realization of Shift Registers

A shift register is a cascade of flipflop, sharing the same clock, in which the output of each flip-flop is connected to the "data" input of the next flip-flop in the chain, resulting in a circuit that shifts by one position the "bit a rray" stored in it, shifting in the data present at its input and shifting out the last bit in the a rray, a t e ach transition of the c lock i nput. More g enerally, S hift registers can h ave b oth parallel and serial inputs and outputs. These are often c onfigured as serial-in, parallel-out (SIPO) or as parallel-in, serial-out (PISO). There are also types that ha ve bo th s erial and parallel input a nd t ypes with serial and parallel output.

7.1 Realization of Serial In Serial Out Shift Register

The s erial in/serial o ut s hift r egister a ccepts d ata serially – that is, one bit at a time on a single line. It produces the stored information on its output also in serial f orm. T he i nput d ata is then ap plied sequentially to the D input of the first flip-flop on the l eft .D uring e ach c lock pul se, on e bi t i s transmitted from left to right. A basic four-bit shift register can be constructed u sing four D flip-flops. The operation of the circuit is as follows. The input data is then a pplied sequentially to the D input of the first flip-flop on t he l eft. D uring e ach c lock pulse, one bit is transmitted from left to right.

A 4 -Bit R eversible S erial in S erial o ut S hift Register is realized using the proposed D-Flip-Flop. Thus, 4 R eversible D -Flip-Flops ar e connected in cascade in series to implement the 4-bit r eversible shift register as shown in figure 10.



Fig. 10 Symbolic Representation of Proposed Reversible4-Bit Serial In Serial Out Shift Register. Table 5 shows t he n umber o f reversible g ates required to implement the reversible 4-bit serial in serial out shift register.

Table 5. Number of gates required to implement a4-bit Reversible Serial in Serial out Shift Register.

SI.No	Number Gates Required	of	Number of garbage out puts produced
1.Proposed Work	12		8

7.2 Realization of Serial In Parallel Out Shift Register

In this type of shift r egister, d ata b its a re en tered serially that is, one bit at a time on a single line. It produces the stored information on its output in parallel form. T he input da ta i s t hen applied sequentially to the D input of the first flip-flop on the l eft .D uring e ach c lock pul se, one bit i s transmitted f rom le ft to r ight. O nce th e d ata a re stored, each bit appears on its respective output line, and al 1b its a re av ailable s imultaneously. A construction of a f our-bit s erial in - parallel out register is shown in figure 11.



Fig. 11 Symbolic Representation of Proposed Reversible4-Bit Serial In Parallel Out Shift Register. Table 6 shows t he n umber o f reversible g ates required to implement the reversible 4-bit Serial in Parallel out shift register.

Table 6. Number of gates required to implement a4-bit Reversible Serial in Parallel out Shift Register.

SI.No	Number Gates Required	of	Number of garbage out puts produced				
1.Proposed Work	12		8				

7.3 Realization of Parallel In Parallel Out Shift Register

For parallel in - parallel out shift registers, all data bits a ppear on t he pa rallel outputs i mmediately following t he s imultaneous e ntry of the d ata bits. Figure 12 s hows t he 4 -bit R eversible Parallel I n Parallel Out Shift Register.





Table 7 shows t he n umber o f reversible g ates required to implement the reversible 4-bit Parallel in Parallel out shift register.

Table 7. Number of gates required to implement a 4-bit Reversible Parallel in Parallel out Shift Register.							
SI.No	Number of Gates Required	Number of g arbage outputs produced					
1.Proposed Work	12	8					

7.4 Realization of Parallel In Serial Out Shift Register

Figure 13 shows the realization of the reversible 4 – bit Parallel in Serial Out Shift Register. To write the new data to the register, W/S line must be held high. To shift the data, W/S line should be low. Fredkin gate is used as the multiplexer to select whether to shift the data or to load a new data.



Fig. 13 Symbolic Representation of Proposed Reversible4-Bit Parallel In Serial Out Shift Register.

Table 8 shows t he n umber o f reversible g ates required to implement the reversible 4-bit Parallel in Serial out shift register.

Table 8.Number of gates required to implement a4-bit Reversible Parallel in Serial out Shift Register.

SI.No	Number Gates Required	of	Number of garbage out puts produced			
1.Proposed Work	15		11			

9 Simulation Results

The en tire u nit w as f unctionally v erified. A t estbench is used to generate the stimulus and applies it to the implemented r eversible d-flip-flop, S erial in Serial out Shift Register, Serial in Parallel Out Shift Register, P arallel i n S erial O ut S hift R egister an d Parallel in P arallel o ut S hift R egister. The d esign was si mulated u sing Mo delsim an d sy nthesized using X ilinx V irtex5 a nd t he pow er is e stimated using Xilinx Power Estimator tool.



Fig. 14 Simulation Result of the Proposed D-Flip-Flop Using Reversible Gate AS.

In figure 14, clk, d represents the input signals and q, qba r represents the o utput signals. F rom the figure whenever clk makes a transition from logic 1 to logic 0, whatever is the d value that is reflected in the output signal q.



Fig. 15 Simulation Result of the Proposed Reversible 4-Bit Serial In Serial Out Shift Register.

Figure 15 s hows t he s imulation r esult of the Reversible 4-bit Serial in Serial out Shift R egister where c lk, d r epresents t he input a nd q, qbar represents t he out put. From the figure, t he f irst input is available on the output signal q during the fourth clk transition from logic1 to logic 0.

싥 /sipo/ck	1												
🖕 /sipo/d	1												
📕 🛧 /sipo/q	4b0111	4bU	460000		450001		460010		4b0101		461011		4b0
∎-🍌 /sipo/qbar	4b1000	4bU	460001		450010		460101		4b1010		4b0100		4 ⁴ b1
₽-�/sipo/ck1	4b1111	4b1	4b0	4 <mark>1</mark> 1	4 ¹ b0	4b1	4′b0	4b1	4b0	4b1	4b0	4 <mark>b1</mark>	4b0

Fig. 16 Simulation Result of the Proposed Reversible 4-Bit Serial In Parallel Out Shift Register.

Figure 16 s hows t he s imulation r esult of the Reversible 4-bit Serial in Parallel out Shift Register where c lk, d r epresents the i nput and q, qba r represents t he out put. From the figure, t he f irst input is available on the output signal q during the first clk transition from logic1 to logic 0. The 4-bit input 0101 is a vailable on t he o utput du ring t he fourth clk transition from logic 1 to logic 0.

🍦 /pipo/dk	0			
-🐓 (pipo/d	4b1100	4b1010	4 b0110	4b1100
) 👌 /pipo/q	4b1100	461010	460110	(4b 1100
- 🍌 /pipo/qbar	4b0011	4 b0101	(4b 100 1	460011
-🔶 /pipo/dk1	4b0000			

Fig. 17 Simulation Result of the Proposed Reversible 4-Bit Parallel In Parallel Out Shift Register.

Figure 17 s hows t he s imulation r esult of the Reversible 4 -bit P arallel in P arallel o ut S hift Register where cl k, d represents t he i nput a nd q, qbar represents the output. F rom the figure, the 4-bit input 1010 is available on the output during the first clk transition from logic 1 to logic 0.



Fig. 18 Simulation Result of the Proposed Reversible 4-Bit Parallel In Serial Out Shift Register.

Figure 18 s hows t he s imulation r esult of the Reversible 4-bit Parallel in Serial out Shift Register where c lk, d r epresents t he input a nd q, qbar represents the output. From the figure, for the 4-bit input 1010 the first bit is available on the output

signal during the fourth clk transition from logic 1 to logic 0. In the realization of the proposed shift register, the previous bit is loaded as the input to the next f lip-flop a nd h ence th e f irst b it is s hifted serially.

10 Conclusion

In this paper an optimized reversible d-latch and a d-flip-flop i s pr esented with t he pr oposed ne w Reversible G ate AS with lesser n umber of transistors. T he proposed D -flip-flop c an g enerate both the outputs Q and Q'. Then a 4-bit reversible serial in serial out, serial in parallel out, parallel in serial out and parallel in parallel out shift register is designed us ing t he pr oposed r eversible d -flip-flop. The de sign is very us eful for the future computing techniques like ultra low power digital circuits and quantum c omputers. The pr oposed d -flip-flop is highly optimized in terms of number of transistors.

References:

[1]. R. Landauer, Irreversibility and heat generation in the computing process, *IBM J. Research and Development*, Vol.5, No.3, 1961, pp.183-191.

[2].C. H . Bennett, Logical r eversibility o f computation, *IBM J. Research and Development* Vol.17, 1973, pp.525-532.

[3]. M. Perkowski, L. Joziwak, A. Mixhchenko, A. Al-rabadi, A. Coppola, A. Buller, X. Song, M. Khan S. Yanushkevich, V. P. Shmerko, M. Chrzanowska-Jeske, A general decomposition for reversible logic, *Proceedings of the International Workshop on Methods and Representations (RM)*, 2001.

[4]. A. Peres, Reversible logic and quantum

Computers, Physical Review, Vol.32, 1985,

pp.3266-3276.

[5]. T. Toffoli, R eversible Computing. *Tech memo* MIT/LCS/TM-151, MIT Lab for Computer Science, 1980.

[6]. R. Feynman, Quantum Mechanical Computers, *Optics News*, Vol.11, 1985, pp.11–20.

[7]. E. Fredkin, T. Toffoli, Conservative l ogic, *International Journal of Theoretical Physics*, Vol.21, 1982, pp. 219–253.

[8]. M. Haghparast, K. Navi, Design of a novel fault tolerant reversible full adder for

nanotechnology based systems, World Applied

Sciences Journal, Vol. 4, 2008, pp.114-118.

[9]. A. N. Na gamani, H. V. Jayashree, H. R. BhagyaLakshmi, Novel L ow P ower C omparator Design u sing R eversible Logic G ates, *Indian*

Journal of Computer Science and Engineering, Vol.2, No.4, 2011, pp. 576 – 574.

[10].D. Sengupta, M. Sultana, A. Chaudhuri, Realization of a Novel Reversible SCG Gate and its Application for D esigning P arallel Adder/Subtractor a nd M atch L ogic, *International Journal of Computer Applications*, Vol.31, No.9, 2011, pp. 30 - 35.

[11]. H. Thapliyal, M. B. Srinivas, M. Zwolinski, A beginning i n t he reversible logic s ynthesis of sequential circuits, *Proceedings of the International Conference on the Military andAerospace Programmable Logic Devices* 2005.

[12]. H. Thapliyal, M. B. Srinivas, An Extension to DNA B ased F redkin G ate C ircuits: D esign o f Reversible Sequential Circuits using Fredkin Gates, *SPIE International Symposium on Optomechatronic Technologies* Sapporo, Japan, December, 2005.

[13]. J. Rice, A new look at reversible memory elements, *Proceedings of the International Symposium on Circuits and Systems* 2006, pp. 243–246.

[14]. H. Thapliyal, A. P. Vinod, D esign of reversible seq uential el ements w ith f easibility o f transistor implementation, *Proceedings of the IEEE International Symposium on Circuits and Systems* 2007, pp. 625–628.

[15]. H. Thapliyal, N. Ranganathan, Design of Reversible Sequential Circuits Optimizing Quantum Cost, Delay, and Garbage Outputs, *ACM Journal of Emerging Technologies and Computer Systems*, Vol.6, No.4, 2010, DOI <u>10.1145/1877745.1877748</u>.

[16]. Md. Selim A l M amun, I. Mandal, Md. Hasanuzzaman, Efficient D esign o f R eversible Sequential C ircuit, *IOSR Journal of Computer Engineering (IOSRJCE)*, Vol.5, No.6, 2012, pp. 42-47.

[17]. S. Ranjith, T. Ravi, E. Logashanmugam, Design an d A nalysis of Parity P reserving F ault Tolerant Reversible Logic Shift Registers Using New 4*4 R R-Gate, *International Journal of Advanced Research in Computer Science and Electronics Engineering (IJARCSEE)*, V ol.2, N o.2, 2013, pp. 165-171.

[18]. Prashant R Y elekar, S ujata S C hiwande, Design of s equential c ircuit u sing r eversible lo gic, *IEEE Proceedings of the International Conference On Advances In Engineering, Science And Management (ICAESM -2012)* 2012, pp. 321 – 326.